Packaging information
| Package | Pins WQFN (RTA) | 40 |
| Operating temperature range (°C) -40 to 85 |
| Package qty | Carrier 2,500 | LARGE T&R |
Features for the DS92LX2121
- General
- Up to 1050 Mbits/sec Data Throughput
- 10 MHz to 50 MHz Input Clock Support
- Supports 18-bit Color Depth
(RGB666 + HS, VS, DE) - Embedded Clock with DC Balanced Coding to
Support AC-Coupled Interconnects - Capable to Drive up to 10 Meters Shielded
Twisted-Pair - Bi-Directional Control Interface Channel
with I2C Support - I2C Interface for Device
Configuration. Single-Pin ID Addressing - Up to 4 GPI on DES and GPO on SER
- AT-SPEED BIST Diagnosis Feature to Validate
Link Integrity - Individual Power-Down Controls for both SER
and DES - User-Selectable Clock Edge for Parallel Data
on both SER and DES - Integrated Termination Resistors
- 1.8V- or 3.3V-Compatible Parallel Bus Interface
- Single Power Supply at 1.8V
- IEC 61000–4–2 ESD Compliant
- Temperature Range −40°C to +85°C
- DESERIALIZER — DS92LX2122
- No Reference Clock Required on Deserializer
- Programmable Receive Equalization
- LOCK Output Reporting Pin to Ensure
- EMI/EMC Mitigation
- Programmable Spread Spectrum (SSCG) Outputs
- Receiver Output Drive Strength Control (RDS)
- Receiver Staggered Outputs
Description for the DS92LX2121
The DS92LX2121/DS92LX2122 chipset offers a Channel Link III interface with a high-speed forward channel and a full-duplex control channel for data transmission over a single differential pair. The DS92LX2121/DS92LX2122 incorporates differential signaling on both the high-speed and bi-directional back channel control data paths. The Serializer/ Deserializer pair is targeted for direct connections between graphics host controller and displays modules. This chipset is ideally suited for driving video data to displays requiring 18-bit color depth (RGB666 + HS, VS, and DE) along with a bi-directional back channel control bus. The primary transport converts 21 bit data over a single high-speed serial stream, along with a separate low latency bi-directional back channel transport that accepts control information from an I2C port. Using TI’s embedded clock technology allows transparent full-duplex communication over a single differential pair, carrying asymmetrical bi-directional back channel control information in both directions. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing data paths that in turn reduce cable width, connector size and pins.
In addition, the Deserializer provides input equalization to compensate for loss from the media over longer distances. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects.
A sleep function provides a power-savings mode when the high speed forward channel and embedded bi-directional control channel are not needed.
The Serializer is offered in a 40-pin lead in WQFN and Deserializer is offered in a 48-pin WQFN packages.