Home Logic & voltage translation Logic gates AND gates
Home
Logic & voltage translation
Logic gates
AND gates
NEW

SN74AHC1G09-Q1

ACTIVE

Automotive, 1-ch, 2-input 2-V to 5.5-V high-speed (9 ns) AND gate with open-drain outputs

Order now
Data sheet

SN74AHC1G09-Q1

ACTIVE
Data sheet Order now

Product details

Technology family AHC Supply voltage (min) (V) 2 Supply voltage (max) (V) 5.5 Number of channels 1 Inputs per channel 2 IOL (max) (mA) 8 IOH (max) (mA) -8 Input type Standard CMOS Output type Open-drain Features Over-voltage tolerant inputs, Very high speed (tpd 5-10ns) Rating Automotive Operating temperature range (°C) -40 to 125
Technology family AHC Supply voltage (min) (V) 2 Supply voltage (max) (V) 5.5 Number of channels 1 Inputs per channel 2 IOL (max) (mA) 8 IOH (max) (mA) -8 Input type Standard CMOS Output type Open-drain Features Over-voltage tolerant inputs, Very high speed (tpd 5-10ns) Rating Automotive Operating temperature range (°C) -40 to 125
SOT-SC70 (DCK) 5 2.5 mm² 2 x 1.25
  • AEC-Q100 Qualified for automotive applications:
    • Device temperature grade 1: –40°C to +125°C, T A
    • Device HBM ESD Classification Level 2
    • Device CDM ESD Classification Level C6
  • Operating range from 2 V to 5.5 V
  • Low power consumption, 10-µA maximum I CC
  • Maximum t pd of 6 ns at 5 V
  • ±8-mA output drive at 5 V
  • Latch-up performance exceeds 250 mA per JESD 17
  • AEC-Q100 Qualified for automotive applications:
    • Device temperature grade 1: –40°C to +125°C, T A
    • Device HBM ESD Classification Level 2
    • Device CDM ESD Classification Level C6
  • Operating range from 2 V to 5.5 V
  • Low power consumption, 10-µA maximum I CC
  • Maximum t pd of 6 ns at 5 V
  • ±8-mA output drive at 5 V
  • Latch-up performance exceeds 250 mA per JESD 17

The SN74AHC1G09-Q1 is a single 2-input positive-AND gate with an open drain output configuration. The device performs the Boolean logic Y = A × B or Y = A + B in positive logic.

The SN74AHC1G09-Q1 is a single 2-input positive-AND gate with an open drain output configuration. The device performs the Boolean logic Y = A × B or Y = A + B in positive logic.
open-in-new Find other AND gates
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 20
Type Title Date
* Data sheet SN74AHC1G09-Q1 Automotive Single 2–Input Positive-AND GateWith Open-Drain Output datasheet PDF | HTML 30 May 2023
Application note Implications of Slow or Floating CMOS Inputs (Rev. E) 26 Jul 2021
Selection guide Little Logic Guide 2018 (Rev. G) 06 Jul 2018
Selection guide Logic Guide (Rev. AB) 12 Jun 2017
Application note How to Select Little Logic (Rev. A) 26 Jul 2016
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 02 Dec 2015
User guide LOGIC Pocket Data Book (Rev. B) 16 Jan 2007
More literature Design Summary for WCSP Little Logic (Rev. B) 04 Nov 2004
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 08 Jul 2004
Application note Selecting the Right Level Translation Solution (Rev. A) 22 Jun 2004
Application note Advanced High-Speed CMOS (AHC) Logic Family (Rev. C) 02 Dec 2002
Application note Texas Instruments Little Logic Application Report 01 Nov 2002
Application note TI IBIS File Creation, Validation, and Distribution Processes 29 Aug 2002
Design guide AHC/AHCT Designer's Guide February 2000 (Rev. D) 24 Feb 2000
Application note Benefits & Issues of Migrating 5-V and 3.3-V Logic to Lower-Voltage Supplies (Rev. A) 08 Sep 1999
More literature Military Advanced High-Speed CMOS Logic (AHC/AHCT) (Rev. C) 01 Apr 1998
Application note Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices 01 Dec 1997
Application note Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) 01 Aug 1997
Application note CMOS Power Consumption and CPD Calculation (Rev. B) 01 Jun 1997
Application note Live Insertion 01 Oct 1996

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Generic Logic EVM Supporting 14 through 24 Pin PW, DB, D, DW, NS, DYY, and DGV Packages

This EVM is designed to support any logic device that has a D, DW, DB, NS, PW, DYY or DGV package in a 14 to 24 pin count.

User guide: PDF | HTML
Not available on TI.com
Package Pins Download
SOT-SC70 (DCK) 5 View options
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos