Home Logic & voltage translation Flip-flops, latches & registers D-type flip-flops
Home
Logic & voltage translation
Flip-flops, latches & registers
D-type flip-flops

SN74AHC74

ACTIVE

Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset

Order now
Data sheet

SN74AHC74

ACTIVE
Data sheet Order now

Product details

Number of channels 2 Technology family AHC Input type Standard CMOS Output type Push-Pull Clock frequency (max) (MHz) 110 IOL (max) (mA) 8 IOH (max) (mA) -8 Supply current (max) (µA) 20 Features Balanced outputs, High speed (tpd 10-50ns), Over-voltage tolerant inputs Operating temperature range (°C) -40 to 125 Rating Catalog
Number of channels 2 Technology family AHC Input type Standard CMOS Output type Push-Pull Clock frequency (max) (MHz) 110 IOL (max) (mA) 8 IOH (max) (mA) -8 Supply current (max) (µA) 20 Features Balanced outputs, High speed (tpd 10-50ns), Over-voltage tolerant inputs Operating temperature range (°C) -40 to 125 Rating Catalog
PDIP (N) 14 181.42 mm² (19.3 mm × 9.4 mm) SSOP (DB) 14 48.36 mm² (6.2 mm × 7.8 mm) SOIC (D) 14 51.9 mm² (8.65 mm × 6 mm) VQFN (RGY) 14 12.25 mm² (3.5 mm × 3.5 mm) WQFN (BQA) 14 7.5 mm² (3 mm × 2.5 mm) TVSOP (DGV) 14 23.04 mm² (3.6 mm × 6.4 mm) SOP (NS) 14 79.56 mm² (10.2 mm × 7.8 mm) TSSOP (PW) 14 32 mm² (5 mm × 6.4 mm)
  • Operating range 2V to 5.5V VCC
  • Latch-up performance exceeds 250mA per JESD 17
  • ESD protection exceeds JESD 22
    • 2000V Human-Body Model (A114-A)
    • 200V Machine Model (A115-A)
    • 1000V Charged-Device Model (C101)
  • Operating range 2V to 5.5V VCC
  • Latch-up performance exceeds 250mA per JESD 17
  • ESD protection exceeds JESD 22
    • 2000V Human-Body Model (A114-A)
    • 200V Machine Model (A115-A)
    • 1000V Charged-Device Model (C101)

The SNx4AHC74 dual positive-edge-triggered devices are D-type flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The SNx4AHC74 dual positive-edge-triggered devices are D-type flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.
filter Find other D-type flip-flops
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device.
SN74HCS74-Q1 ACTIVE Automotive Schmitt-trigger input dual D-type positive-edge-triggered flip-flops w/ clear and preset Voltage range 2V to 6V, average propagation delay 20ns, average drive strength 8mA
SN74HCS20 ACTIVE Dual 4-input NAND gates with Schmitt-trigger inputs Voltage range 2V to 6V, average propagation delay 20ns, average drive strength 8mA
SN74LVC74A-Q1 ACTIVE Automotive, dual positive-edge-triggered D-type flip-flops with clear and preset Voltage range 1.65V to 3.6V, average propagation delay 5.5ns, average drive strength 24mA
SN74HCS20-Q1 ACTIVE Automotive dual 4-input NAND gates with Schmitt-trigger inputs Voltage range 2V to 6V, average propagation delay 20ns, average drive strength 8mA
SN74HCS74 ACTIVE Schmitt-trigger input dual D-type positive-edge-triggered flip-flops w/ clear and preset Voltage range 2V to 6V, average propagation delay 20ns, average drive strength 8mA
SN74HCS21 ACTIVE 2-ch, 4-input 2-V to 6-V high-speed (12 ns) AND gate with Schmitt-trigger inputs Voltage range 2V to 6V, average propagation delay 20ns, average drive strength 8mA
SN74HCS72 ACTIVE Schmitt-trigger input dual D-type negative-edge-triggered flip-flops w/ clear and preset Voltage range 2V to 6V, average propagation delay 20ns, average drive strength 8mA
SN74HCS21-Q1 ACTIVE Automotive, 2-ch, 4-input 2-V to 6-V high-speed (12 ns) AND gate with Schmitt trigger inputs Voltage range 2V to 6V, average propagation delay 20ns, average drive strength 8mA
SN74AC74 ACTIVE Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset Voltage range 2V to 6V, average propagation delay 7ns, average drive strength 24mA
SN74HCS72-Q1 ACTIVE Automotive Schmitt-trigger input dual D-type negative-edge-triggered flip-flops w/ clear and preset Voltage range 2V to 6V, average propagation delay 20ns, average drive strength 8mA
SN74AHCT74 ACTIVE Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset Voltage range 4.5V to 5.5V, average propagation delay 9ns, average drive strength 8mA

Technical documentation

No results found. Please clear your search and try again.
View all 2
Top documentation Type Title Format options Date
* Data sheet SNx4AHC74 Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset datasheet (Rev. N) PDF | HTML Feb 20, 2024
Application note Power-Up Behavior of Clocked Devices (Rev. B) PDF | HTML Dec 15, 2022

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Evaluation board

14-24-NL-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin non-leaded packages

14-24-NL-LOGIC-EVM is a flexible evaluation module (EVM) designed to support any logic or translation device that has a 14-pin to 24-pin BQA, BQB, RGY, RSV, RJW or RHL package.

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Simulation model

SN74AHC74 IBIS Model

SCLM092.ZIP (65 KB) - IBIS model
Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
PDIP (N) 14 Ultra Librarian
SSOP (DB) 14 Ultra Librarian
SOIC (D) 14 Ultra Librarian
VQFN (RGY) 14 Ultra Librarian
WQFN (BQA) 14 Ultra Librarian
TVSOP (DGV) 14 Ultra Librarian
SOP (NS) 14 Ultra Librarian
TSSOP (PW) 14 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos