Codebeispiel oder Demo
CDCM6208
Taktgenerator, 2:8, mit extrem geringem Stromverbrauch und geringem Jitter
Datenblatt
CDCM6208
- Superior Performance With Low Power:
- Low Noise Synthesizer (265 fs-rms Typical Jitter) or Low Noise Jitter Cleaner (1.6 ps-rms Typical Jitter)
- 0.5-W Typical Power Consumption
- High Channel-to-Channel Isolation and Excellent PSRR
- Device Performance Customizable Through Flexible 1.8-V, 2.5-V and 3.3-V Power Supplies, Allowing Mixed Output Voltages
- Flexible Frequency Planning:
- 4x Integer Down-Divided Differential Clock Outputs Supporting LVPECL-Like, CML, or LVDS-Like Signaling
- 4x Fractional or Integer Divided Differential Clock Outputs Supporting HCSL, LVDS-Like Signaling, or Eight CMOS Outputs
- Fractional Output Divider Achieve 0 ppm to < 1 ppm Frequency Error and Eliminates Need for Crystal Oscillators and Other Clock Generators
- Output Frequencies up to 800 MHz
- Two Differential Inputs, XTAL Support, Ability for Smart Switching
- SPI, I2C, and Pin Programmable
- Professional User GUI for Quick Design Turnaround
- 7 × 7 mm 48-VQFN package (RGZ)
- –40°C to 85°C Temperature Range
The CDCM6208 is a highly versatile, low jitter low power frequency synthesizer which can generate eight low jitter clock outputs, selectable between LVPECL-like high-swing CML, normal-swing CML, LVDS-like low-power CML, HCSL, or LVCMOS, from one of two inputs that can feature a low frequency crystal or CML, LVPECL, LVDS, or LVCMOS signals for a variety of wireless infrastructure baseband, Small Cells, wireline data communication, computing, low power medical imaging and portable test and measurement applications. The CDCM6208 also features an innovative fractional divider architecture for four of its outputs that can generate any frequency with better than 1ppm frequency accuracy. The CDCM6208 can be easily configured through I2C or SPI programming interface and in the absence of serial interface, pin mode is also available that can set the device in 1 of 32 distinct pre-programmed configurations using control pins.
Ähnliche Produkte, die für Sie interessant sein könnten
Selbe Funktionalität wie der verglichene Baustein bei abweichender Anschlussbelegung
Technische Dokumentation
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 7 | Typ | Titel | Datum | ||
|---|---|---|---|---|
| * | Data sheet | CDCM6208 2:8 Clock Generator, Jitter Cleaner With Fractional Dividers datasheet (Rev. G) | PDF | HTML | 09 Jan 2018 |
| Application note | How to measure Total Jitter (TJ) (Rev. B) | 08 Aug 2017 | ||
| Technical article | The five benefits of multifaceted clocking devices | PDF | HTML | 17 Mai 2016 | |
| Application note | Crystal or Crystal Oscillator Replacement with Silicon Devices | 18 Jun 2014 | ||
| EVM User's guide | CDCM6208 EVM User's Guide (Rev. A) | 19 Dez 2012 | ||
| Application note | Driving the TLK10002 10Gpbs SERDES with the CDCM6208 Clock Generator | 14 Dez 2012 | ||
| Application note | A Step by Step Guide on Using the MSP430 as a Bootloader for the CDCM6208VxEVM (Rev. A) | 04 Dez 2012 |
Design und Entwicklung
Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.
Evaluierungsplatine
CDCM6208V1EVM — CDCM6208V1-Evaluierungsmodul
The CDCM6208 is a highly versatile, low jitter low power frequency synthesizer which can generate eight clock outputs, selectable between LVPECL-like high-swing CML, normal-swing CML, LVDS-like low-power CML, HCSL, or LVCMOS, from one of two inputs that can feature a low frequency crystal or CML, (...)
Benutzerhandbuch: PDF
Evaluierungsplatine
CDCM6208V2EVM — CDCM6208V2-Evaluierungsmodul
The CDCM6208 is a highly versatile, low jitter low power frequency synthesizer which can generate eight clock outputs, selectable between LVPECL-like high-swing CML, normal-swing CML, LVDS-like low-power CML, HCSL, or LVCMOS, from one of two inputs that can feature a low frequency crystal or CML, (...)
Benutzerhandbuch: PDF
Entwicklungskit
EVMK2GX — 66AK2Gx 1-GHz-Evaluierungsmodul
The EVMK2GX (also known as "K2G") 1GHz evaluation module (EVM) enables developers to immediately start evaluating the 66AK2Gx processor family, and to accelerate the development of audio, industrial motor control, smart grid protection and other high reliability, real-time compute intensive (...)
Benutzerhandbuch: PDF
Entwicklungskit
EVMK2GXS — 66AK2Gx (K2G) 1 GHz, hochsicherers Evaluierungsmodul
The K2G 1GHz High Secure Evaluation Module (EVM) enables developers to start evaluating and testing the programming of the high secure developmental version of the 66AK2Gx processor, and to accelerate the next stage of secure boot product development of audio and industrial real (...)
Benutzerhandbuch: PDF
Firmware
SLAC550 — CDCM6208EVM - I2C Firmware Update Files
Unterstützte Produkte und Hardware
Produkte
Taktgeneratoren
Hardware-Entwicklung
Evaluierungsplatine
GUI für Evaluierungsmodul (EVM)
SCAC134 — CDCM6208 EVM Control GUI
Unterstützte Produkte und Hardware
Produkte
Taktgeneratoren
Hardware-Entwicklung
Evaluierungsplatine
Simulationstool
PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool
PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Referenzdesigns
TIDEP0069 — 66AK2Gx DSP + ARM-Prozessor-Audioverarbeitung – Referenzdesign
This reference design is a reference platform based on the 66AK2Gx DSP + ARM processor System-On-Chip (SoC) and companion AIC3106 Audio codec and enables a quick path to audio processing algorithm design and demonstration. This audio solution design includes real time application software (...)
Referenzdesigns
TIDEP0067 — 66AK2Gx DSP + ARM-Prozessor-Leistungslösung – Referenzdesign
This reference design is based on the 66AK2Gx multicore System-on-Chip (SoC) processor and companion TPS65911 power management integrated circuit (PMIC) which includes power supplies and power sequencing for the 66AK2Gx processor in a single device. This power solution design also includes (...)
Referenzdesigns
TIDEP0068 — Überlegungen zum PCI Express PCB-Design Referenzdesign für das K2G-Universal-EVM (GP EVM)
PCI-Express provides for low pin-count, high reliability, and high-speed with data transfer at rates of up to 5.0 Gbps per lane, per direction, and an PCIe module is included on the TI 66AK2Gx DSP + ARM Processor system on chip (SoC). This PCIe PCB design considerations reference design (...)
Referenzdesigns
TIDEP0070 — DDR ECC-Referenzdesign zur Verbesserung der Speicherzuverlässigkeit in 66AK2Gx-basierten Systemen
This reference design describes system considerations for Dual Data Rate (DDR) memory interface with Error Correcting Code (ECC) support in high-reliability applications, based on the 66AK2Gx Multicore DSP + ARM processor System-on-Chip (SoC). It enables developers to implement a high (...)
Referenzdesigns
TIDA-00352 — Referenzdesign für SDI-Video-Aggregation
This verified reference design is a complete four channel SDI aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous HD-SDI sources together into one 5.94 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is (...)
Referenzdesigns
TIDA-00309 — Referenzdesign für DisplayPort-Video-Aggregation 4:1
This verified reference design is a complete four channel DisplayPort aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous DisplayPort (DP) sources together into one 10.8 Gbps serial link. The serial data is transferred via copper or optical fiber where a (...)
Referenzdesigns
TIDA-00269 — Gigabit Ethernet Link-Aggregator – Referenzdesign
The Gigabit Ethernet Link Aggregator reference design features the TLK10081 device which is a multi-rate link aggregator intended for use in high-speed bi-directional point-to-point data transmission systems to reduce the number of physical links by multiplexing lower speed serial links into higher (...)
Referenzdesigns
TIDA-00234 — Zweikanal-XAUI-zu-SFI-Referenzdesign für Systeme mit zwei oder mehr optischen SFP+-Ports
The TIDA-00234 XAUI to SFI reference design is intended for Enterprise and Service Provider Networking applications like Ethernet Switches and Routers that implement multiple 10G Ethernet compliant Optical (SFP+) ports. This reference design features the TLK10232 device which is the most compact (...)
| Gehäuse | Pins | CAD-Symbole, Footprints und 3D-Modelle |
|---|---|---|
| VQFN (RGZ) | 48 | Ultra Librarian |
Bestellen & Qualität
Beinhaltete Information:
- RoHS
- REACH
- Bausteinkennzeichnung
- Blei-Finish/Ball-Material
- MSL-Rating / Spitzenrückfluss
- MTBF-/FIT-Schätzungen
- Materialinhalt
- Qualifikationszusammenfassung
- Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
- Werksstandort
- Montagestandort
Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.
Support und Schulungen
TI E2E™-Foren mit technischem Support von TI-Ingenieuren
Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.
Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support.