DS90CF384AQ-Q1

AKTIV

+3,3 V LVDS-Empfänger 24-Bit Flat Panel Display (FPD) Link – 65 MHz – für die Automobilindustrie

Jetzt bestellen

Datenblatt

document-pdfAcrobat DS90CF384AQ +3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD) Link - 65 MHz datasheet (Rev. A) (Englisch)

DS90CF384AQ-Q1

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Applications

In-vehicle Infotainment (IVI)

Input compatibility

FPD-Link LVDS

Function

Deserializer

Output compatibility

LVCMOS

Color depth (bpp)

24

Features

Low-EMI Point-to-Point Communication

EMI reduction

LVDS

Rating

Automotive

Operating temperature range (°C)

-40 to 85

Applications

In-vehicle Infotainment (IVI)

Input compatibility

FPD-Link LVDS

Function

Deserializer

Output compatibility

LVCMOS

Color depth (bpp)

24

Features

Low-EMI Point-to-Point Communication

EMI reduction

LVDS

Rating

Automotive

Operating temperature range (°C)

-40 to 85

TSSOP (DGG)

56

113.4 mm² (14 mm × 8.1 mm)

Automotive Grade Device, AEC-Q100 Grade 3 Qualified
Operating Temperature Range: –40°C to +85°C
20 to 65 MHz Shift Clock Support
50% Duty Cycle on Receiver Output Clock
Best–in–Class Set & Hold Times on RxOUTPUTs
Rx Power Consumption <142 mW (typ) @65MHz Grayscale
Rx Power-down Mode <200μW (max)
ESD Rating >7 kV (HBM), >700V (EIAJ)
Supports VGA, SVGA, XGA and Dual Pixel SXGA.
PLL Requires No External Components
Compatible with TIA/EIA-644 LVDS Standard
Low Profile 56-Lead TSSOP Package

All trademarks are the property of their respective owners.

Automotive Grade Device, AEC-Q100 Grade 3 Qualified
Operating Temperature Range: –40°C to +85°C
20 to 65 MHz Shift Clock Support
50% Duty Cycle on Receiver Output Clock
Best–in–Class Set & Hold Times on RxOUTPUTs
Rx Power Consumption <142 mW (typ) @65MHz Grayscale
Rx Power-down Mode <200μW (max)
ESD Rating >7 kV (HBM), >700V (EIAJ)
Supports VGA, SVGA, XGA and Dual Pixel SXGA.
PLL Requires No External Components
Compatible with TIA/EIA-644 LVDS Standard
Low Profile 56-Lead TSSOP Package

All trademarks are the property of their respective owners.

The DS90CF384AQ receiver converts the four LVDS data streams at up to 1.8 Gbps throughput (227 Megabytes/sec bandwidth) back into parallel 28 bits of LVCMOS/LVTTL data. In a Display application, the 28 bits include: 24 bits of RGB data and up to 4 bits of video control (Hsync, Vsync, DE and CNTL).

The DS90CF384AQ device is enhanced over prior generation FPD-Link receivers, provides a wider data valid time on the receiver output and is offered as an AEC-Q100 grade 3 device.

FPD-Link is an ideal means to solve EMI and cable size problems associated with wide, high speed LVCMOS/LVTTL interfaces.

The DS90CF384AQ receiver converts the four LVDS data streams at up to 1.8 Gbps throughput (227 Megabytes/sec bandwidth) back into parallel 28 bits of LVCMOS/LVTTL data. In a Display application, the 28 bits include: 24 bits of RGB data and up to 4 bits of video control (Hsync, Vsync, DE and CNTL).

The DS90CF384AQ device is enhanced over prior generation FPD-Link receivers, provides a wider data valid time on the receiver output and is offered as an AEC-Q100 grade 3 device.

FPD-Link is an ideal means to solve EMI and cable size problems associated with wide, high speed LVCMOS/LVTTL interfaces.

filter

Andere Serializer/Deserializer für FPD-Link suchen

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 6

Top-Dokumentation	Typ	Titel	Datum
*	Datenblatt	DS90CF384AQ +3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD) Link - 65 MHz datasheet (Rev. A)	17.04.2013
	Anwendungshinweis	How to Map RGB Signals to LVDS/OpenLDI(OLDI) Displays (Rev. A)	29.06.2018
	Anwendungshinweis	AN-1032 An Introduction to FPD-Link (Rev. C)	08.08.2017
	Anwendungshinweis	TFT Data Mapping for Dual Pixel LDI Application - Alternate A - Color Map	15.05.2004
	Anwendungshinweis	AN-1056 STN Application Using FPD-Link	14.05.2004
	Anwendungshinweis	AN-1085 FPD-Link PCB and Interconnect Design-In Guidelines	14.05.2004

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Gehäuse	Pins	CAD-Symbole, Footprints und 3D-Modelle
TSSOP (DGG)	56	Ultra Librarian

Es gelten die allgemeinen Geschäftsbedingungen von TI für Evaluierungsartikel.

DS90CF384AQ-Q1

+3,3 V LVDS-Empfänger 24-Bit Flat Panel Display (FPD) Link – 65 MHz – für die Automobilindustrie

DS90CF384AQ-Q1

Produktdetails

Technische Dokumentation

Design und Entwicklung

Bestellen & Qualität

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Videoreihe

Videos