Home Schnittstelle LVDS-, M-LVDS- und PECL-ICs
Home
Schnittstelle
LVDS-, M-LVDS- und PECL-ICs

SN65LVDM176

AKTIV

Halbduplex-LVDM-Transceiver

Jetzt bestellen
Datenblatt

SN65LVDM176

AKTIV
Datenblatt Jetzt bestellen

Produktdetails

Function Transceiver Protocols LVDM, LVDS Number of transmitters 1 Number of receivers 1 Signaling rate (Mbps) 400 Input signal LVDM, LVTTL Output signal LVDM, LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Transceiver Protocols LVDM, LVDS Number of transmitters 1 Number of receivers 1 Signaling rate (Mbps) 400 Input signal LVDM, LVTTL Output signal LVDM, LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² (4.9 mm × 6 mm) VSSOP (DGK) 8 14.7 mm² (3 mm × 4.9 mm)
  • Low-Voltage Differential Driver and Receiver for Half-Duplex Operation
  • Designed for Signaling Rates of 400 Mbit/s
  • ESD Protection Exceeds 15 kV on Bus Pins
  • Operates From a Single 3.3-V Supply
  • Low-Voltage Differential Signaling With Typical Output Voltages of 350 mV and a 50- Load
  • Valid Output With as Little as 50 mV Input Voltage Difference
  • Propagation Delay Times
    • Driver: 1.7 ns Typ
    • Receiver: 3.7 ns Typ
  • Power Dissipation at 200 MHz
    • Driver: 50 mW Typical
    • Receiver: 60 mW Typical
  • LVTTL Levels Are 5-V Tolerant
  • Bus Pins Are High Impedance When Disabled or With VCC Less Than 1.5 V
  • Open-Circuit Fail-Safe Receiver
  • Surface-Mount Packaging
    • D Package (SOIC)
    • DGK Package (MSOP)

PowerPAD is a trademark of Texas Instruments.
  • Low-Voltage Differential Driver and Receiver for Half-Duplex Operation
  • Designed for Signaling Rates of 400 Mbit/s
  • ESD Protection Exceeds 15 kV on Bus Pins
  • Operates From a Single 3.3-V Supply
  • Low-Voltage Differential Signaling With Typical Output Voltages of 350 mV and a 50- Load
  • Valid Output With as Little as 50 mV Input Voltage Difference
  • Propagation Delay Times
    • Driver: 1.7 ns Typ
    • Receiver: 3.7 ns Typ
  • Power Dissipation at 200 MHz
    • Driver: 50 mW Typical
    • Receiver: 60 mW Typical
  • LVTTL Levels Are 5-V Tolerant
  • Bus Pins Are High Impedance When Disabled or With VCC Less Than 1.5 V
  • Open-Circuit Fail-Safe Receiver
  • Surface-Mount Packaging
    • D Package (SOIC)
    • DGK Package (MSOP)

PowerPAD is a trademark of Texas Instruments.

The SN65LVDM176 is a differential line driver and receiver configured as a transceiver that uses low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbit/s. These circuits are similar to TIA/EIA-644 standard compliant devices (SN65LVDS) counterparts except that the output current of the drivers is doubled. This modification provides a minimum differential output voltage magnitude of 247 mV into a 50- load and allows double-terminated lines and half-duplex operation. The receivers detect a voltage difference of less than 50 mV with up to 1 V of ground potential difference between a transmitter and receiver.

The intended application of this device and signaling technique is for half-duplex or multiplex baseband data transmission over controlled impedance media of approximately 100- characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics).

The SN65LVDM176 is characterized for operation from \x9640°C to 85°C.

The SN65LVDM176 is a differential line driver and receiver configured as a transceiver that uses low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbit/s. These circuits are similar to TIA/EIA-644 standard compliant devices (SN65LVDS) counterparts except that the output current of the drivers is doubled. This modification provides a minimum differential output voltage magnitude of 247 mV into a 50- load and allows double-terminated lines and half-duplex operation. The receivers detect a voltage difference of less than 50 mV with up to 1 V of ground potential difference between a transmitter and receiver.

The intended application of this device and signaling technique is for half-duplex or multiplex baseband data transmission over controlled impedance media of approximately 100- characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics).

The SN65LVDM176 is characterized for operation from \x9640°C to 85°C.
filter Andere LVDS-, M-LVDS- und PECL-ICs suchen
Herunterladen Video mit Transkript ansehen Video

Ähnliche Produkte, die für Sie interessant sein könnten

open-in-new Alternativen vergleichen
Ähnliche Funktionalität wie der verglichene Baustein.
SN65LVDM179 AKTIV Vollduplex-LVDM-Transceiver Full-duplex transceiver, 100 Mbps

Technische Dokumentation

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 5
Top-Dokumentation Typ Titel Format-Optionen Neueste englische Version herunterladen Datum
* Datenblatt High-Speed Differential Line Transceiver datasheet (Rev. D) 03.08.2000
Anwendungshinweis An Introduction to M-LVDS and Clock and Data Distribution Applications (Rev. C) PDF | HTML 22.06.2023
Application brief How Far, How Fast Can You Operate MLVDS? 06.08.2018
Anwendungshinweis Transmission at 200 Mbps in VME Card Cage Using LVDM (Rev. A) 04.01.2002
Anwendungshinweis SPI-Based Data Acquisition/Monitor Using the TLC2551 Serial ADC (Rev. A) 20.11.2001

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationsmodell

SN65LVDM176 IBIS Model

SLLM011.ZIP (50 KB) - IBIS-Modell
Unterstützte Produkte und Hardware
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
SOIC (D) 8 Ultra Librarian
VSSOP (DGK) 8 Ultra Librarian
Es gelten die allgemeinen Geschäftsbedingungen von TI für Evaluierungsartikel.

Bestellen & Qualität

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Alle Forenthemen auf Englisch anzeigen

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos