Produktdetails

Number of channels 2 Output type Open-collector, Open-drain Propagation delay time (µs) 0.2 Vs (max) (V) 16 Vs (min) (V) 4 Vos (offset voltage at 25°C) (max) (mV) 5 Iq per channel (typ) (mA) 0.075 Input bias current (±) (max) (nA) 0.03 Rail-to-rail In to V- Rating HiRel Enhanced Product Operating temperature range (°C) -55 to 125 VICR (max) (V) 15 VICR (min) (V) 0
Number of channels 2 Output type Open-collector, Open-drain Propagation delay time (µs) 0.2 Vs (max) (V) 16 Vs (min) (V) 4 Vos (offset voltage at 25°C) (max) (mV) 5 Iq per channel (typ) (mA) 0.075 Input bias current (±) (max) (nA) 0.03 Rail-to-rail In to V- Rating HiRel Enhanced Product Operating temperature range (°C) -55 to 125 VICR (max) (V) 15 VICR (min) (V) 0
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of -55°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product Change Notification
  • Qualification Pedigree(1)
  • ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 100 V Using Machine Model (C = 200 pF, R = 0)
  • Single or Dual-Supply Operation
  • Wide Range of Supply Voltages . . .4 V to 18 V
  • Very Low Supply Current Drain . . .150 µA Typ at 5 V
  • Fast Response Time . . . 200 ns Typ for TTL-Level Input Step
  • Built-in ESD Protection
  • High Input Impedance . . . 1012 Typ
  • Extremely Low Input Bias Current. . .5 pA Typ
  • Ultrastable Low Input Offset Voltage
  • Input Offset Voltage Change at Worst-Case Input Conditions Typically 0.23 µV/Month, Including the First 30 Days
  • Common-Mode Input Voltage Range Includes Ground
  • Output Compatible With TTL, MOS, and CMOS
  • Pin-Compatible With LM393

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

LinCMOS is a trademark of Texas Instruments.

  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of -55°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product Change Notification
  • Qualification Pedigree(1)
  • ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 100 V Using Machine Model (C = 200 pF, R = 0)
  • Single or Dual-Supply Operation
  • Wide Range of Supply Voltages . . .4 V to 18 V
  • Very Low Supply Current Drain . . .150 µA Typ at 5 V
  • Fast Response Time . . . 200 ns Typ for TTL-Level Input Step
  • Built-in ESD Protection
  • High Input Impedance . . . 1012 Typ
  • Extremely Low Input Bias Current. . .5 pA Typ
  • Ultrastable Low Input Offset Voltage
  • Input Offset Voltage Change at Worst-Case Input Conditions Typically 0.23 µV/Month, Including the First 30 Days
  • Common-Mode Input Voltage Range Includes Ground
  • Output Compatible With TTL, MOS, and CMOS
  • Pin-Compatible With LM393

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

LinCMOS is a trademark of Texas Instruments.

This device is fabricated using LinCMOS™ technology and consists of two independent voltage comparators, each designed to operate from a single power supply. Operation from dual supplies is also possible if the difference between the two supplies is 4 V to 18 V. Each device features extremely high input impedance (typically greater than 1012), allowing direct interfacing with high-impedance sources. The outputs are n-channel open-drain configurations and can be connected to achieve positive-logic wired-AND relationships.

The TLC372 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating using human-body-model (HBM) testing. However, care should be exercised in handling this device as exposure to ESD may result in a degradation of the device parametric performance.

The TLC372 is characterized for operation from -55°C to 125°C.

This device is fabricated using LinCMOS™ technology and consists of two independent voltage comparators, each designed to operate from a single power supply. Operation from dual supplies is also possible if the difference between the two supplies is 4 V to 18 V. Each device features extremely high input impedance (typically greater than 1012), allowing direct interfacing with high-impedance sources. The outputs are n-channel open-drain configurations and can be connected to achieve positive-logic wired-AND relationships.

The TLC372 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating using human-body-model (HBM) testing. However, care should be exercised in handling this device as exposure to ESD may result in a degradation of the device parametric performance.

The TLC372 is characterized for operation from -55°C to 125°C.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 4
Typ Titel Datum
* Data sheet TLC372-EP datasheet 23 Mär 2007
* VID TLC372-EP VID V6206675 21 Jun 2016
* Radiation & reliability report TLC372MDREP Reliability Report 02 Feb 2016
E-book The Signal e-book: A compendium of blog posts on op amp design topics 28 Mär 2017

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Simulationstool

TINA-TI — SPICE-basiertes analoges Simulationsprogramm

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Benutzerhandbuch: PDF
Gehäuse Pins Herunterladen
SOIC (D) 8 Optionen anzeigen

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos