인터페이스 기타 인터페이스

DS92LX2121

활성

10~50MHz DC 균형 채널 링크 III 양방향 제어 시리얼라이저

제품 상세 정보

Protocols Catalog Rating Catalog Operating temperature range (°C) -40 to 85
Protocols Catalog Rating Catalog Operating temperature range (°C) -40 to 85
WQFN (RTA) 40 36 mm² 6 x 6
  • General
    • Up to 1050 Mbits/sec Data Throughput
    • 10 MHz to 50 MHz Input Clock Support
    • Supports 18-bit Color Depth
      (RGB666 + HS, VS, DE)
    • Embedded Clock with DC Balanced Coding to
      Support AC-Coupled Interconnects
    • Capable to Drive up to 10 Meters Shielded
      Twisted-Pair
    • Bi-Directional Control Interface Channel
      with I2C Support
    • I2C Interface for Device
      Configuration. Single-Pin ID Addressing
    • Up to 4 GPI on DES and GPO on SER
    • AT-SPEED BIST Diagnosis Feature to Validate
      Link Integrity
    • Individual Power-Down Controls for both SER
      and DES
    • User-Selectable Clock Edge for Parallel Data
      on both SER and DES
    • Integrated Termination Resistors
    • 1.8V- or 3.3V-Compatible Parallel Bus Interface
    • Single Power Supply at 1.8V
    • IEC 61000–4–2 ESD Compliant
    • Temperature Range −40°C to +85°C
  • DESERIALIZER — DS92LX2122
    • No Reference Clock Required on Deserializer
    • Programmable Receive Equalization
    • LOCK Output Reporting Pin to Ensure
    • EMI/EMC Mitigation
      • Programmable Spread Spectrum (SSCG) Outputs
      • Receiver Output Drive Strength Control (RDS)
      • Receiver Staggered Outputs
  • General
    • Up to 1050 Mbits/sec Data Throughput
    • 10 MHz to 50 MHz Input Clock Support
    • Supports 18-bit Color Depth
      (RGB666 + HS, VS, DE)
    • Embedded Clock with DC Balanced Coding to
      Support AC-Coupled Interconnects
    • Capable to Drive up to 10 Meters Shielded
      Twisted-Pair
    • Bi-Directional Control Interface Channel
      with I2C Support
    • I2C Interface for Device
      Configuration. Single-Pin ID Addressing
    • Up to 4 GPI on DES and GPO on SER
    • AT-SPEED BIST Diagnosis Feature to Validate
      Link Integrity
    • Individual Power-Down Controls for both SER
      and DES
    • User-Selectable Clock Edge for Parallel Data
      on both SER and DES
    • Integrated Termination Resistors
    • 1.8V- or 3.3V-Compatible Parallel Bus Interface
    • Single Power Supply at 1.8V
    • IEC 61000–4–2 ESD Compliant
    • Temperature Range −40°C to +85°C
  • DESERIALIZER — DS92LX2122
    • No Reference Clock Required on Deserializer
    • Programmable Receive Equalization
    • LOCK Output Reporting Pin to Ensure
    • EMI/EMC Mitigation
      • Programmable Spread Spectrum (SSCG) Outputs
      • Receiver Output Drive Strength Control (RDS)
      • Receiver Staggered Outputs

The DS92LX2121/DS92LX2122 chipset offers a Channel Link III interface with a high-speed forward channel and a full-duplex control channel for data transmission over a single differential pair. The DS92LX2121/DS92LX2122 incorporates differential signaling on both the high-speed and bi-directional back channel control data paths. The Serializer/ Deserializer pair is targeted for direct connections between graphics host controller and displays modules. This chipset is ideally suited for driving video data to displays requiring 18-bit color depth (RGB666 + HS, VS, and DE) along with a bi-directional back channel control bus. The primary transport converts 21 bit data over a single high-speed serial stream, along with a separate low latency bi-directional back channel transport that accepts control information from an I2C port. Using TI’s embedded clock technology allows transparent full-duplex communication over a single differential pair, carrying asymmetrical bi-directional back channel control information in both directions. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing data paths that in turn reduce cable width, connector size and pins.

In addition, the Deserializer provides input equalization to compensate for loss from the media over longer distances. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects.

A sleep function provides a power-savings mode when the high speed forward channel and embedded bi-directional control channel are not needed.

The Serializer is offered in a 40-pin lead in WQFN and Deserializer is offered in a 48-pin WQFN packages.

The DS92LX2121/DS92LX2122 chipset offers a Channel Link III interface with a high-speed forward channel and a full-duplex control channel for data transmission over a single differential pair. The DS92LX2121/DS92LX2122 incorporates differential signaling on both the high-speed and bi-directional back channel control data paths. The Serializer/ Deserializer pair is targeted for direct connections between graphics host controller and displays modules. This chipset is ideally suited for driving video data to displays requiring 18-bit color depth (RGB666 + HS, VS, and DE) along with a bi-directional back channel control bus. The primary transport converts 21 bit data over a single high-speed serial stream, along with a separate low latency bi-directional back channel transport that accepts control information from an I2C port. Using TI’s embedded clock technology allows transparent full-duplex communication over a single differential pair, carrying asymmetrical bi-directional back channel control information in both directions. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing data paths that in turn reduce cable width, connector size and pins.

In addition, the Deserializer provides input equalization to compensate for loss from the media over longer distances. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects.

A sleep function provides a power-savings mode when the high speed forward channel and embedded bi-directional control channel are not needed.

The Serializer is offered in a 40-pin lead in WQFN and Deserializer is offered in a 48-pin WQFN packages.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 문서

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
모두 보기4
유형 직함 날짜
* Data sheet DS92LX2121/22 10 - 50 MHz DC-Balanced Ch Link III Bi-Directional Control SER/DES datasheet (Rev. J) 2014/01/17
Application note High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs 2018/11/09
Application note DS15BA101 & DS15EA101 Enable Long Reach Applications for Embedded Clock SER/DES (Rev. E) 2013/04/29
User guide LX21EVK01 Channel Link III Ser/Des Evaluation Kit 2012/02/01

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

평가 보드

LX21EVK01 — LX21EVK01 평가 키트

The LX21EVK01 is an evaluation kit designed to demonstrate the performance and capabilities of the DS92LX2121 and DS92LX2122 Channel Link III Serializer/Deserializer chipset.

The DS92LX2121 serializer board accepts LVCMOS input signals for the high speed forward channel and provides additional (...)

사용 설명서: PDF
TI.com에서 구매할 수 없습니다
시뮬레이션 모델

DS92LX2121 IBIS Model

SNLM109.ZIP (144 KB) - IBIS Model
시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
시뮬레이션 툴

TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
사용 설명서: PDF
패키지 다운로드
WQFN (RTA) 40 옵션 보기

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상