TB5T1

활성

5V 듀얼 전이중 PECL 트랜시버

지금 주문하기

데이터 시트

document-pdfAcrobat TB5T1, Dual Differential PECL Driver/Receiver datasheet (Rev. C) (영어)

TB5T1

활성

데이터 시트

지금 주문하기

제품 상세 정보

Function

Transceiver

Protocols

PECL

Number of transmitters

2

Number of receivers

2

Signaling rate (Mbps)

100

Input signal

PECL, TTL

Output signal

PECL, TTL

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Function

Transceiver

Protocols

PECL

Number of transmitters

2

Number of receivers

2

Signaling rate (Mbps)

100

Input signal

PECL, TTL

Output signal

PECL, TTL

Rating

Catalog

Operating temperature range (°C)

-40 to 85

SOIC (D)

16

59.4 mm² (9.9 mm × 6 mm)

Functional Replacement for the Agere BTF1A
Driver Features
- Third-State Logic Low Output
- ESD Protection HBM > 3 kV, CDM > 2 kV
- No Line Loading when V_CC = 0
- Capable of Driving 50- loads
- 2.0-ns Maximum Propagation Delay
- 0.2-ns Output Skew (typical)
Receiver Features
- High-Input Impedance Approximately 8 k
- 4.0-ns Maximum Propagation Delay
- 50-mV Hysteresis
- Slew Rate Limited (1 ns min 80% to 20%)
- ESD Protection HBM > 3 kV, CDM > 2 kV
- -1.1-V to 7.1-V Input Voltage Range
Common Device Features
- Common Enable for Each Driver/Receiver Pair
- Operating Temperature Range: -40°C to 85°C
- Single 5.0 V ± 10% Supply
- Available in Gull-Wing SOIC (JEDEC MS-013, DW) and SOIC (D) Package

Functional Replacement for the Agere BTF1A
Driver Features
- Third-State Logic Low Output
- ESD Protection HBM > 3 kV, CDM > 2 kV
- No Line Loading when V_CC = 0
- Capable of Driving 50- loads
- 2.0-ns Maximum Propagation Delay
- 0.2-ns Output Skew (typical)
Receiver Features
- High-Input Impedance Approximately 8 k
- 4.0-ns Maximum Propagation Delay
- 50-mV Hysteresis
- Slew Rate Limited (1 ns min 80% to 20%)
- ESD Protection HBM > 3 kV, CDM > 2 kV
- -1.1-V to 7.1-V Input Voltage Range
Common Device Features
- Common Enable for Each Driver/Receiver Pair
- Operating Temperature Range: -40°C to 85°C
- Single 5.0 V ± 10% Supply
- Available in Gull-Wing SOIC (JEDEC MS-013, DW) and SOIC (D) Package

The TB5T1 device is a dual differential driver/receiver circuit that transmits and receives digital data over balanced transmission lines. The dual drivers translate input TTL logic levels to differential pseudo-ECL output levels. The dual receivers convert differential-input logic levels to TTL output levels. Each driver or receiver pair has its own common enable control allowing serial data and a control clock to be transmitted and received on a single integrated circuit. The TB5T1 requires the customer to supply termination resistors on the circuit board.

The power-down loading characteristics of the receiver input circuit are approximately 8 k relative to the power supplies; hence, it does not load the transmission line when the circuit is powered down.

In circuits with termination resistors, the line remains impedance- matched when the circuit is powered down. The driver does not load the line when it is powered down.

All devices are characterized for operation from -40°C to 85°C.

The logic inputs of this device include internal pull-up resistors of approximately 40 k that are connected to V_CC to ensure a logical high level input if the inputs are open circuited.

The TB5T1 device is a dual differential driver/receiver circuit that transmits and receives digital data over balanced transmission lines. The dual drivers translate input TTL logic levels to differential pseudo-ECL output levels. The dual receivers convert differential-input logic levels to TTL output levels. Each driver or receiver pair has its own common enable control allowing serial data and a control clock to be transmitted and received on a single integrated circuit. The TB5T1 requires the customer to supply termination resistors on the circuit board.

The power-down loading characteristics of the receiver input circuit are approximately 8 k relative to the power supplies; hence, it does not load the transmission line when the circuit is powered down.

In circuits with termination resistors, the line remains impedance- matched when the circuit is powered down. The driver does not load the line when it is powered down.

All devices are characterized for operation from -40°C to 85°C.

The logic inputs of this device include internal pull-up resistors of approximately 40 k that are connected to V_CC to ensure a logical high level input if the inputs are open circuited.

filter

기타 LVDS, M-LVDS 및 PECL IC 찾기

다운로드 스크립트와 함께 비디오 보기 비디오