LM3881
- Easiest Method to Sequence Rails
- Power-Up and Power-Down Control
- Tiny Footprint
- Low Quiescent Current of 80 µA
- Input Voltage Range of 2.7 V to 5.5 V
- Output Invert Feature
- Timing Controlled by Small Value External
Capacitor
The LM3881 Simple Power Sequencer offers the easiest method to control power up and power down of multiple power supplies (switching or linear regulators). By staggering the start-up sequence, it is possible to avoid latch conditions or large inrush currents that can affect the reliability of the system.
Available in VSSOP-8 package, the Simple Sequencer contains a precision enable pin and three open-drain output flags. When the LM3881 is enabled, the three output flags will sequentially release, after individual time delays, thus permitting the connected power supplies to start up. The output flags will follow a reverse sequence during power down to avoid latch conditions. Time delays are defined using an external capacitor and the output flag states can be inverted by the user.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | LM3881 Simple Power Sequencer With Adjustable Timing datasheet (Rev. D) | PDF | HTML | 2014年 12月 10日 |
| Selection guide | Power Management Guide 2018 (Rev. R) | 2018年 6月 25日 | ||
| Technical article | How to manage processor power during uncontrolled power off | PDF | HTML | 2018年 6月 21日 | |
| Technical article | Sequencing solutions: simple, reliable and cost-effective | PDF | HTML | 2017年 9月 27日 | |
| Technical article | A simple six-channel power-rail sequencing solution | PDF | HTML | 2015年 11月 16日 | |
| Analog Design Journal | Power-supply sequencing for FPGAs | 2014年 10月 24日 | ||
| EVM User's guide | AN-1785 LM3881 Power Sequencer Evaluation Board (Rev. C) | 2013年 5月 7日 | ||
| Application note | Power Supply Design Considerations for Modern FPGAs (Power Designer 121) | 2010年 2月 2日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
LM3881EVAL — 適用於 LM3881 電源序列器的評估板
The LM3881 evaluation board has been designed to connect directly to the power supplies of an existing system to enable sequencing. Upon enabling the device, the three open drain output flags will rise in sequential order, 1-2-3. Once the part is disabled, the shutdown sequence will occur in (...)
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
TIDA-01466 — 適用於超音波前端的低電壓、低雜訊電源參考設計
TIDA-01568 — 用於應用處理器的 12 mm x 12 mm 5 軌電源定序參考設計
TIDA-010011 — 用於保護繼電器處理器模組的高效電源供應架構參考設計
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VSSOP (DGK) | 8 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點