LM5115A

現行

具通電/斷電追蹤的 75V 二次側後置穩壓器/同步降壓穩壓器

現在提供此產品的更新版本

open-in-new 比較替代產品
功能相同,但引腳輸出與所比較的裝置不同
LM5141 現行 低 Iq、寬輸入範圍雙同步降壓控制器 Optional spread spectrum for improved EMI.

產品詳細資料

Vin (min) (V) 4.5 Vin (max) (V) 75 Operating temperature range (°C) -40 to 125 Control mode current mode Topology Buck Rating Catalog Vout (min) (V) 0.75 Vout (max) (V) 13.5 Features Frequency synchronization, Power good Duty cycle (max) (%) 85 Number of phases 1
Vin (min) (V) 4.5 Vin (max) (V) 75 Operating temperature range (°C) -40 to 125 Control mode current mode Topology Buck Rating Catalog Vout (min) (V) 0.75 Vout (max) (V) 13.5 Features Frequency synchronization, Power good Duty cycle (max) (%) 85 Number of phases 1
TSSOP (PW) 16 32 mm² 5 x 6.4
  • Power-up/Power-down Tracking
  • Self-synchronization to Main Channel Output
  • Leading Edge Pulse Width Modulation
  • Valley Current Mode Control
  • Standalone DC/DC Synchronous Buck Mode
  • Operates from AC or DC Input up to 75V
  • Wide 4.5V to 30V Bias Supply Range
  • Wide 0.75V to 13.5V Output Range.
  • Top and Bottom Gate Drivers Sink 2.5A Peak
  • Adaptive Gate Driver Dead-time Control
  • Wide Bandwidth Error Amplifier (4MHz)
  • Programmable Soft-start
  • Thermal Shutdown Protection
  • TSSOP-16 Package

All trademarks are the property of their respective owners.

  • Power-up/Power-down Tracking
  • Self-synchronization to Main Channel Output
  • Leading Edge Pulse Width Modulation
  • Valley Current Mode Control
  • Standalone DC/DC Synchronous Buck Mode
  • Operates from AC or DC Input up to 75V
  • Wide 4.5V to 30V Bias Supply Range
  • Wide 0.75V to 13.5V Output Range.
  • Top and Bottom Gate Drivers Sink 2.5A Peak
  • Adaptive Gate Driver Dead-time Control
  • Wide Bandwidth Error Amplifier (4MHz)
  • Programmable Soft-start
  • Thermal Shutdown Protection
  • TSSOP-16 Package

All trademarks are the property of their respective owners.

The LM5115A controller contains all of the features necessary to produce multiple tracking outputs using the Secondary Side Post Regulation (SSPR) technique. The SSPR technique develops a highly efficient and well regulated auxiliary output from the secondary side switching waveform of an isolated power converter. LM5115A can be also used as a standalone DC/DC synchronous buck controller (Refer to section). Regulation of the auxiliary output voltage is achieved by leading edge pulse width modulation (PWM) of the main channel duty cycle. Leading edge modulation is compatible with either current mode or voltage mode control of the main output. The LM5115A drives external high-side and low-side NMOS power switches configured as a synchronous buck regulator. A current sense amplifier provides overload protection and operates over a wide common mode input range. Additional features include a low dropout (LDO) bias regulator, error amplifier, precision reference, adaptive dead time control of the gate signals and thermal shutdown.

The LM5115A controller contains all of the features necessary to produce multiple tracking outputs using the Secondary Side Post Regulation (SSPR) technique. The SSPR technique develops a highly efficient and well regulated auxiliary output from the secondary side switching waveform of an isolated power converter. LM5115A can be also used as a standalone DC/DC synchronous buck controller (Refer to section). Regulation of the auxiliary output voltage is achieved by leading edge pulse width modulation (PWM) of the main channel duty cycle. Leading edge modulation is compatible with either current mode or voltage mode control of the main output. The LM5115A drives external high-side and low-side NMOS power switches configured as a synchronous buck regulator. A current sense amplifier provides overload protection and operates over a wide common mode input range. Additional features include a low dropout (LDO) bias regulator, error amplifier, precision reference, adaptive dead time control of the gate signals and thermal shutdown.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet Secondary Side Post Regulator/DC-DC Converter with Power-up/Power-down Tracking datasheet (Rev. B) 2013年 3月 26日
Application note Minimizing FET Losses For a High Input Rail Buck Converter (Rev. A) 2013年 4月 23日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝 針腳 CAD 符號、佔位空間與 3D 模型
TSSOP (PW) 16 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片