THS7303

現行

具 I2C 控制、選擇濾波、+6db 增益 2:1 輸入多工器的 3 通道低功耗視訊放大器

產品詳細資料

Number of channels 3 Diff gain (%) 0.13 Iout (typ) (A) 0.07 Vs (min) (V) 2.6 Vs (max) (V) 5.5 Diff phase (°) 0.55 Iq (typ) (mA) 16.6 Number of filter poles 5 Features I2C control method Input configuration 2:1 Operating temperature range (°C) -40 to 85 Rating Catalog
Number of channels 3 Diff gain (%) 0.13 Iout (typ) (A) 0.07 Vs (min) (V) 2.6 Vs (max) (V) 5.5 Diff phase (°) 0.55 Iq (typ) (mA) 16.6 Number of filter poles 5 Features I2C control method Input configuration 2:1 Operating temperature range (°C) -40 to 85 Rating Catalog
TSSOP (PW) 20 41.6 mm² 6.5 x 6.4
  • 3-Video Amplifiers for CVBS, S-Video, Y'U'V', SD/ED/HD Y'P'BP'R, and G'B'R' (R'G'B')
  • I2C™ Control of All Functions
  • Integrated Low-Pass Filters
    • 5th-Order Butterworth Characteristics
    • Selectable Corner Frequencies of 9-MHz, 16-MHz, 35-MHz, and Bypass (190-MHz)
  • Selectable Input Bias Modes
    • AC-Coupled with Sync-Tip-Clamp
    • AC-Coupled with Bias
    • DC-Coupled with 135-mV Input Shift
    • DC-Coupled
  • 2:1 Input MUX Allows Multiple Input Sources
  • Built-in 6-dB Gain (2 V/V)
  • SAG Correction Capable
  • 2.7-V to 5-V Single Supply Operation
  • Low 16.6-mA (3.3 V) Total Quiscent Current
  • Individual Disable (< 1 µA) and Mute Control
  • Rail-to-Rail Output:
    • Output Swings within 100 mV from the Rails to Allow AC or DC Output Coupling
    • Supports Driving Two Lines per Channel
  • Low Differential Gain/Phase of 0.13%/0.55°
  • APPLICATIONS
    • Set Top Box Output Video Buffering
    • PVR/DVDR Output Buffering
    • USB/Portable Low Power Video Buffering

    Windows is a registered trademark of Microsoft Corporation.
    I2C is a trademark of NXP Semiconductors.
    All other trademarks are the property of their respective owners.

    • 3-Video Amplifiers for CVBS, S-Video, Y'U'V', SD/ED/HD Y'P'BP'R, and G'B'R' (R'G'B')
    • I2C™ Control of All Functions
    • Integrated Low-Pass Filters
      • 5th-Order Butterworth Characteristics
      • Selectable Corner Frequencies of 9-MHz, 16-MHz, 35-MHz, and Bypass (190-MHz)
    • Selectable Input Bias Modes
      • AC-Coupled with Sync-Tip-Clamp
      • AC-Coupled with Bias
      • DC-Coupled with 135-mV Input Shift
      • DC-Coupled
    • 2:1 Input MUX Allows Multiple Input Sources
    • Built-in 6-dB Gain (2 V/V)
    • SAG Correction Capable
    • 2.7-V to 5-V Single Supply Operation
    • Low 16.6-mA (3.3 V) Total Quiscent Current
    • Individual Disable (< 1 µA) and Mute Control
    • Rail-to-Rail Output:
      • Output Swings within 100 mV from the Rails to Allow AC or DC Output Coupling
      • Supports Driving Two Lines per Channel
    • Low Differential Gain/Phase of 0.13%/0.55°
  • APPLICATIONS
    • Set Top Box Output Video Buffering
    • PVR/DVDR Output Buffering
    • USB/Portable Low Power Video Buffering

    Windows is a registered trademark of Microsoft Corporation.
    I2C is a trademark of NXP Semiconductors.
    All other trademarks are the property of their respective owners.

    Fabricated using the new complementary silicon-germanium (SiGe) BiCom-3 process, the THS7303 is a low-power, single-supply, 2.7-V to 5-V, 3-channel integrated video buffer. It incorporates a selectable fifth-order Butterworth filter to eliminate data converter images. The 9-MHz filter is a perfect choice for SDTV video including composite (CVBS), S-Video, and 480i/576i Y'P'BP'R, and G'B'R' (R'G'B') signals. The 16-MHz filter is ideal for EDTV 480p/576p Y'P'BP'R, G'B'R', and VGA signals. The 35-MHz filter is useful for HDTV 720p/1080i Y'P'BP'R, G'B'R', and SVGA/XGA signals. For 1080p or SXGA/UXGA signals, the filter can be bypassed allowing a 190-MHz bandwidth, 300-V/µs amplifier to buffer the signal.

    Each channel of the THS7303 is individually I2C configurable for all functions which makes it flexible for any application. Its rail-to-rail output stage allows for both ac and dc coupling applications. The 6-dB gain along with the built-in SAG correction allows for maximum flexibility as an output video buffer.

    The 16.6-mA total quiescent current (55 mW total power) makes the THS7303 an excellent choice for USB powered or portable video applications. While fully disabled, the THS7303 consumes less than 1 µA making it ideal for energy sensitive applications.

    As part of the THS7303 flexibility, the 2:1 MUX input can be selected for ac- or dc-coupled inputs. The ac-coupled modes include a sync-tip-clamp option for CVBS/Y'/G'/B'/R' with sync or a fixed bias for the C'/P'B/P'R non-sync channels. The dc input options include a dc input or a (dc + 135-mV) input offset shift to allow for a full sync dynamic range at the output with 0-V input.

    Fabricated using the new complementary silicon-germanium (SiGe) BiCom-3 process, the THS7303 is a low-power, single-supply, 2.7-V to 5-V, 3-channel integrated video buffer. It incorporates a selectable fifth-order Butterworth filter to eliminate data converter images. The 9-MHz filter is a perfect choice for SDTV video including composite (CVBS), S-Video, and 480i/576i Y'P'BP'R, and G'B'R' (R'G'B') signals. The 16-MHz filter is ideal for EDTV 480p/576p Y'P'BP'R, G'B'R', and VGA signals. The 35-MHz filter is useful for HDTV 720p/1080i Y'P'BP'R, G'B'R', and SVGA/XGA signals. For 1080p or SXGA/UXGA signals, the filter can be bypassed allowing a 190-MHz bandwidth, 300-V/µs amplifier to buffer the signal.

    Each channel of the THS7303 is individually I2C configurable for all functions which makes it flexible for any application. Its rail-to-rail output stage allows for both ac and dc coupling applications. The 6-dB gain along with the built-in SAG correction allows for maximum flexibility as an output video buffer.

    The 16.6-mA total quiescent current (55 mW total power) makes the THS7303 an excellent choice for USB powered or portable video applications. While fully disabled, the THS7303 consumes less than 1 µA making it ideal for energy sensitive applications.

    As part of the THS7303 flexibility, the 2:1 MUX input can be selected for ac- or dc-coupled inputs. The ac-coupled modes include a sync-tip-clamp option for CVBS/Y'/G'/B'/R' with sync or a fixed bias for the C'/P'B/P'R non-sync channels. The dc input options include a dc input or a (dc + 135-mV) input offset shift to allow for a full sync dynamic range at the output with 0-V input.

    下載 觀看有字幕稿的影片 影片

    技術文件

    star =TI 所選的此產品重要文件
    找不到結果。請清除您的搜尋條件,然後再試一次。
    檢視所有 2
    類型 標題 日期
    * Data sheet 3-Ch, Low-Power Video Amp w/I2C Control, Select Filters, 6db Gain, 2:1 Input MUX datasheet (Rev. B) 2011年 3月 16日
    Application note Noise Analysis for High Speed Op Amps (Rev. A) 2005年 1月 17日

    設計與開發

    如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

    開發板

    THS7303EVM — THS7303 評估模組

    THS7303EVM is an evaluation Module for the PW (20 pin TSSOP) package.

    The THS7303EVM is designed to demonstrate the functionality and versatility of the device. The EVM is ready for power, signal source, and test instruments. The EVM is configured with a 75 ohm input and output termination.

    The (...)

    TI.com 無法提供
    開發板

    TMDXEVM368 — TMS320DM36x 評估模組

    The TMS320DM36x Digital Video Evaluation Module (DVEVM) enables developers to start immediate evaluation of TI’s Digital Media (DMx) processors and begin building digital video applications such as IP security cameras, action cameras, drones, wearables, digital signage, video doorbells, and (...)

    使用指南: PDF
    TI.com 無法提供
    驅動程式或資料庫

    THS7303SW-LINUX — 適用於 THS7303 的 Linux 驅動程式

    The Linux driver supports the THS7303 Video Amp and Filter. The Linux driver supports communication through the I2C bus and interfaces with the V4L2 sub-system.
    Linux Mainline Status

    Available in Linux Main line: Yes
    Available through git.ti.com: N/A

    Supported Devices:
    • ths7303
    • ths7353
    Linux Source Files

    (...)

    模擬型號

    THS7303 IBIS Model

    SLOM435.ZIP (4 KB) - IBIS Model
    模擬工具

    PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

    PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
    模擬工具

    TINA-TI — 基於 SPICE 的類比模擬程式

    TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
    使用指南: PDF
    封裝 引腳 下載
    TSSOP (PW) 20 檢視選項

    訂購與品質

    內含資訊:
    • RoHS
    • REACH
    • 產品標記
    • 鉛塗層/球物料
    • MSL 等級/回焊峰值
    • MTBF/FIT 估算值
    • 材料內容
    • 資格摘要
    • 進行中可靠性監測
    內含資訊:
    • 晶圓廠位置
    • 組裝地點

    支援與培訓

    內含 TI 工程師技術支援的 TI E2E™ 論壇

    內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

    若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

    影片