THS7303
- 3-Video Amplifiers for CVBS, S-Video, Y'U'V', SD/ED/HD Y'P'BP'R, and G'B'R' (R'G'B')
- I2C™ Control of All Functions
- Integrated Low-Pass Filters
- 5th-Order Butterworth Characteristics
- Selectable Corner Frequencies of 9-MHz, 16-MHz, 35-MHz, and Bypass (190-MHz)
- Selectable Input Bias Modes
- AC-Coupled with Sync-Tip-Clamp
- AC-Coupled with Bias
- DC-Coupled with 135-mV Input Shift
- DC-Coupled
- 2:1 Input MUX Allows Multiple Input Sources
- Built-in 6-dB Gain (2 V/V)
- SAG Correction Capable
- 2.7-V to 5-V Single Supply Operation
- Low 16.6-mA (3.3 V) Total Quiscent Current
- Individual Disable (< 1 µA) and Mute Control
- Rail-to-Rail Output:
- Output Swings within 100 mV from the Rails to Allow AC or DC Output Coupling
- Supports Driving Two Lines per Channel
- Low Differential Gain/Phase of 0.13%/0.55°
- Set Top Box Output Video Buffering
- PVR/DVDR Output Buffering
- USB/Portable Low Power Video Buffering
Windows is a registered trademark of Microsoft Corporation.
I2C is a trademark of NXP Semiconductors.
All other trademarks are the property of their respective owners.
Fabricated using the new complementary silicon-germanium (SiGe) BiCom-3 process, the THS7303 is a low-power, single-supply, 2.7-V to 5-V, 3-channel integrated video buffer. It incorporates a selectable fifth-order Butterworth filter to eliminate data converter images. The 9-MHz filter is a perfect choice for SDTV video including composite (CVBS), S-Video, and 480i/576i Y'P'BP'R, and G'B'R' (R'G'B') signals. The 16-MHz filter is ideal for EDTV 480p/576p Y'P'BP'R, G'B'R', and VGA signals. The 35-MHz filter is useful for HDTV 720p/1080i Y'P'BP'R, G'B'R', and SVGA/XGA signals. For 1080p or SXGA/UXGA signals, the filter can be bypassed allowing a 190-MHz bandwidth, 300-V/µs amplifier to buffer the signal.
Each channel of the THS7303 is individually I2C configurable for all functions which makes it flexible for any application. Its rail-to-rail output stage allows for both ac and dc coupling applications. The 6-dB gain along with the built-in SAG correction allows for maximum flexibility as an output video buffer.
The 16.6-mA total quiescent current (55 mW total power) makes the THS7303 an excellent choice for USB powered or portable video applications. While fully disabled, the THS7303 consumes less than 1 µA making it ideal for energy sensitive applications.
As part of the THS7303 flexibility, the 2:1 MUX input can be selected for ac- or dc-coupled inputs. The ac-coupled modes include a sync-tip-clamp option for CVBS/Y'/G'/B'/R' with sync or a fixed bias for the C'/P'B/P'R non-sync channels. The dc input options include a dc input or a (dc + 135-mV) input offset shift to allow for a full sync dynamic range at the output with 0-V input.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | 3-Ch, Low-Power Video Amp w/I2C Control, Select Filters, 6db Gain, 2:1 Input MUX datasheet (Rev. B) | 2011年 3月 16日 | |
| Application note | Noise Analysis for High Speed Op Amps (Rev. A) | 2005年 1月 17日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
TMDXEVM368 — TMS320DM36x 評估模組
TMS320DM36x 數位視訊評估模組 (DVEVM) 可協助開發人員立即開始評估 TI 的 Digital Media (DMx) 處理器，並開始建置各種數位視訊應用，例如 IP 保全攝影機、運動相機、無人機、穿戴式裝置、數位看板、視訊門鈴以及其他數位視訊產品
TMS320DM36x DVEVM 可讓開發人員為 ARM 編寫可立即生產的應用程式程式碼，並提供使用 DMx API 存取 HDVICP 協同處理器核心的權限，以便立即開始執行 TMS320DM368 和 TMS320DM365 數位媒體處理器的應用開發作業。
THS7303SW-LINUX — 適用於 THS7303 的 Linux 驅動程式
Linux Mainline Status
Available in Linux Main line: Yes
Available through git.ti.com: N/A
- ths7303
- ths7353
(...)
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
TINA-TI — 基於 SPICE 的類比模擬程式
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| TSSOP (PW) | 20 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點