適用於 PoE PD 的舊版/IEEE802.3af 相容電源介面開關

TPS2371 不建議用於新設計
儘管為了支援以前的設計而繼續生產此項產品,但我們並不建議用在新設計上。考量下列其中一項替代產品:
open-in-new 比較替代產品
具備升級功能,可直接投入使用替代所比較的產品
TPS2377 現行 具有傳統 UVLO 閾值和鎖存保護的 3 類 PoE PD This product offers a wider adjustable current limit range (1-A to 5-A).

產品詳細資料

PoE current limit (min) (mA) 405 PoE inrush limit (mA) (typ) (A) Programmable rDS(on) per FET (typ) (mΩ) 300 PoE standards supported 802.3at Type 1 (802.3af) PD power level 13W DC/DC control PD Only Fault response Latch Operating temperature range (°C) 0 to 70 Rating Catalog
PoE current limit (min) (mA) 405 PoE inrush limit (mA) (typ) (A) Programmable rDS(on) per FET (typ) (mΩ) 300 PoE standards supported 802.3at Type 1 (802.3af) PD power level 13W DC/DC control PD Only Fault response Latch Operating temperature range (°C) 0 to 70 Rating Catalog
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Integrated Power Interface Switch for IEEE 802.3af Powered Devices (PDs)
  • Precision UVLO Thresholds
  • 20-ms UVLO Off-Time Delay
  • Provides PD Detection Signature
  • Provides PD Classification Signature (Class 0-4)
  • Programmable Inrush Current Limit
  • Internal 0.3- Low-Side FET
  • Interfaces to DC/DC Soft-Start for DC/DC Enable
  • Internal Thermal Protection – Disconnects PD Load
  • 8-Pin SOIC, 8-Pin TSSOP Packages
  • APPLICATIONS
    • VoIP Phones
    • Internet Appliances
    • Wireless LAN Access Points
    • Bluetooth™ Access Points

Bluetooth is a trademark of the Bluetooth SIG, Inc.

  • Integrated Power Interface Switch for IEEE 802.3af Powered Devices (PDs)
  • Precision UVLO Thresholds
  • 20-ms UVLO Off-Time Delay
  • Provides PD Detection Signature
  • Provides PD Classification Signature (Class 0-4)
  • Programmable Inrush Current Limit
  • Internal 0.3- Low-Side FET
  • Interfaces to DC/DC Soft-Start for DC/DC Enable
  • Internal Thermal Protection – Disconnects PD Load
  • 8-Pin SOIC, 8-Pin TSSOP Packages
  • APPLICATIONS
    • VoIP Phones
    • Internet Appliances
    • Wireless LAN Access Points
    • Bluetooth™ Access Points

Bluetooth is a trademark of the Bluetooth SIG, Inc.

Acting as an interface between the Power Source Equipment (PSE) and the Powered Device (PD), the TPS2371 performs all detection, classification, inrush current limiting, and switch FET control that is necessary for compatibility with Legacy/IEEE 802.3af Standard. The TPS2371 incorporates precision UVLO thresholds and hysteresis as well as a UVLO off-time delay to enable Legacy IEEE802.3af PoE compatibilty. An internal 0.3- FET provides maximum power delivery. As an additional feature, the TPS2371 interfaces with the enable/soft-start signal of a dc-to-dc converter, eliminating the need to have an accurate UVLO in the dc-to-dc converter.

At low input voltages (1.8 V to 10 V), the TPS2371 draws less than 12 µA, allowing accurate sensing of the external 24.9-k discovery resistor. At input voltages between 15 V and 20 V, an external resistor sets the level of current to be drawn during classification mode. TPS2371 is compatible with current as well as voltage measurement schemes for classification. Above 20-V input, the classification current is shut off, reducing internal power dissipation.

The TPS2371 drives an internal low-side FET for control of the return side of the power path. The internal FET is turned on when the input voltage reaches 36 V and above. When the input voltage decreases, the FET remains on until the input voltage drops to below 30 V.

During initial turn-on of the switch (inrush mode), an external resistor is used to program the inrush current, allowing a wide range of capacitor values to be used at the load. According to IEEE 802.3af specification, inrush current of 400 mA is allowed only for 50 ms, limiting the load capacitor to approximately 180 µF. A programmable inrush current limit removes this limitation, allowing a larger capacitor to be used with a lower inrush current limit.

Acting as an interface between the Power Source Equipment (PSE) and the Powered Device (PD), the TPS2371 performs all detection, classification, inrush current limiting, and switch FET control that is necessary for compatibility with Legacy/IEEE 802.3af Standard. The TPS2371 incorporates precision UVLO thresholds and hysteresis as well as a UVLO off-time delay to enable Legacy IEEE802.3af PoE compatibilty. An internal 0.3- FET provides maximum power delivery. As an additional feature, the TPS2371 interfaces with the enable/soft-start signal of a dc-to-dc converter, eliminating the need to have an accurate UVLO in the dc-to-dc converter.

At low input voltages (1.8 V to 10 V), the TPS2371 draws less than 12 µA, allowing accurate sensing of the external 24.9-k discovery resistor. At input voltages between 15 V and 20 V, an external resistor sets the level of current to be drawn during classification mode. TPS2371 is compatible with current as well as voltage measurement schemes for classification. Above 20-V input, the classification current is shut off, reducing internal power dissipation.

The TPS2371 drives an internal low-side FET for control of the return side of the power path. The internal FET is turned on when the input voltage reaches 36 V and above. When the input voltage decreases, the FET remains on until the input voltage drops to below 30 V.

During initial turn-on of the switch (inrush mode), an external resistor is used to program the inrush current, allowing a wide range of capacitor values to be used at the load. According to IEEE 802.3af specification, inrush current of 400 mA is allowed only for 50 ms, limiting the load capacitor to approximately 180 µF. A programmable inrush current limit removes this limitation, allowing a larger capacitor to be used with a lower inrush current limit.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet TPS2371 Legacy datasheet (Rev. A) 2003年 10月 17日
Application note Powered Device Controllers Comparison 2004年 4月 22日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 引腳 下載
SOIC (D) 8 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片