首頁 電源管理 閘極驅動器 低壓側驅動器
首頁
電源管理
閘極驅動器
低壓側驅動器

UC1710-SP

現行

具 5-V UVLO 和分離接地的航太級 QMLV、6-A/6-A 單通道閘極驅動器

立即訂購
產品規格表

UC1710-SP

現行
產品規格表 立即訂購

產品詳細資料

Number of channels 1 Power switch IGBT, MOSFET Peak output current (A) 6 Input supply voltage (min) (V) 4.7 Input supply voltage (max) (V) 18 Features Thermal shutdown Operating temperature range (°C) -55 to 125 Fall time (ns) 20 Input threshold CMOS Channel input logic Inverting, Non-Inverting Input negative voltage (V) 0 Rating Space Driver configuration Complementary
Number of channels 1 Power switch IGBT, MOSFET Peak output current (A) 6 Input supply voltage (min) (V) 4.7 Input supply voltage (max) (V) 18 Features Thermal shutdown Operating temperature range (°C) -55 to 125 Fall time (ns) 20 Input threshold CMOS Channel input logic Inverting, Non-Inverting Input negative voltage (V) 0 Rating Space Driver configuration Complementary
CDIP (JG) 8 64.032 mm² 9.6 x 6.67
  • Totem Pole Output with 6A Source/Sink Drive
  • 3ns Delay
  • 20ns Rise and Fall Time into 2.2nF
  • 8ns Rise and Fall Time into 30nF
  • 4.7V to 18V Operation
  • Inverting and Non-Inverting Outputs
  • Under-Voltage Lockout with Hysteresis
  • Thermal Shutdown Protection
  • MINIDIP and Power Packages
  • Totem Pole Output with 6A Source/Sink Drive
  • 3ns Delay
  • 20ns Rise and Fall Time into 2.2nF
  • 8ns Rise and Fall Time into 30nF
  • 4.7V to 18V Operation
  • Inverting and Non-Inverting Outputs
  • Under-Voltage Lockout with Hysteresis
  • Thermal Shutdown Protection
  • MINIDIP and Power Packages

The UC1710 family of FET drivers is made with a high-speed Schottky process to interface between low-level control functions and very high-power switching devices-particularly power MOSFET\x92s. These devices accept low-current digital inputs to activate a high-current, totem pole output which can source or sink a minimum of 6A.

Supply voltages for both VIN and VC can independently range from 4.7V to 18V. These devices also feature under-voltage lockout with hysteresis.

The UC1710 is packaged in an 8-pin hermetically sealed dual in-line package for \x9655°C to +125°C operation. The UC2710 and UC3710 are specified for a temperature range of \x9640°C to +85°C and 0°C to +70°C respectively and are available in either an 8-pin plastic dual in-line or a 5-pin, TO-220 package. Surface mount devices are also available.

The UC1710 family of FET drivers is made with a high-speed Schottky process to interface between low-level control functions and very high-power switching devices-particularly power MOSFET\x92s. These devices accept low-current digital inputs to activate a high-current, totem pole output which can source or sink a minimum of 6A.

Supply voltages for both VIN and VC can independently range from 4.7V to 18V. These devices also feature under-voltage lockout with hysteresis.

The UC1710 is packaged in an 8-pin hermetically sealed dual in-line package for \x9655°C to +125°C operation. The UC2710 and UC3710 are specified for a temperature range of \x9640°C to +85°C and 0°C to +70°C respectively and are available in either an 8-pin plastic dual in-line or a 5-pin, TO-220 package. Surface mount devices are also available.
open-in-new 尋找其它 低壓側驅動器
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相似於所比較的產品
最新 TPS7H6003-SP 現行 抗輻射、QMLV 200-V 半橋 GaN 閘極驅動器 Dual low-side implementation for GaN

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 12
類型 標題 日期
* Data sheet High Current FET Driver datasheet 1999年 9月 5日
* SMD UC1710-SP SMD 5962-01520 2016年 7月 8日
More literature TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. A) 2023年 8月 31日
Application note QML flow, its importance, and obtaining lot information (Rev. C) 2023年 8月 30日
Application note Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. A) PDF | HTML 2022年 11月 17日
Application note Single-Event Effects Confidence Interval Calculations (Rev. A) PDF | HTML 2022年 10月 19日
Selection guide TI Space Products (Rev. I) 2022年 3月 3日
Application note DLA Standard Microcircuit Drawings (SMD) and JAN Part Numbers Primer 2020年 8月 21日
Application note Hermetic Package Reflow Profiles, Termination Finishes, and Lead Trim and Form PDF | HTML 2020年 5月 18日
Application brief External Gate Resistor Selection Guide (Rev. A) 2020年 2月 28日
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 2020年 2月 28日
E-book Radiation Handbook for Electronics (Rev. A) 2019年 5月 21日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
封裝 引腳 下載
CDIP (JG) 8 檢視選項
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片