text.skipToContent text.skipToNavigation


Programmable 27-bit display serial interface receiver

US ECCN: EAR99 US/Local Export Classification Number

Inventory: 490  

Quality information

RoHS Yes
Lead finish / Ball material SNAGCU
MSL rating / Peak reflow Level-3-260C-168 HR
Quality, reliability
& packaging information

Information included:

  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
View or download

Packaging information

Package | Pins Package qty | Carrier: Operating temperature range (°C)
NFBGA (ZXH) | 80 2,500 | LARGE T&R
-40 to 85
Package | Pins NFBGA (ZXH) | 80
Package qty | Carrier: 2,500 | LARGE T&R
Operating temperature range (°C) -40 to 85
View TI packaging information

Features for the SN65LVDS302

  • Serial interface technology
  • Compatible with FlatLink™3G such as SN65LVDS301
  • Supports video interfaces up to 24-bit RGB data and 3 control bits received over 1, 2 or 3 SubLVDS differential lines
  • SubLVDS differential voltage levels
  • Up to 1.755-Gbps Data Throughput
  • Three operating modes to conserve power
    • Active mode QVGA: 17 mW
    • Typical shutdown: 0.7 µW
    • Typical standby mode: 27 µW Typical
  • Bus-swap function for PCB-layout flexibility
  • ESD rating > 4 kV (HBM)
  • Pixel clock range of 4 MHz to 65 MHz
  • Failsafe on all CMOS inputs
  • Packaged in 5-mm × 5-mm nFBGA with 0.5-mm ball pitch
  • Very low EMI meets SAE J1752/3 ’Kh’-spec

All trademarks are the property of their respective owners.

Description for the SN65LVDS302

The SN65LVDS302 receiver de-serializes FlatLink™3G compliant serial input data to 27 parallel data outputs. The SN65LVDS302 receiver contains one shift register to load 30 bits from 1, 2 or 3 serial inputs and latches the 24 pixel bits and 3 control bits out to the parallel CMOS outputs after checking the parity bit. If the parity check confirms correct parity, the Channel Parity Error (CPE) output remains low. If a parity error is detected, the CPE output generates a high pulse while the data output bus disregards the newly-received pixel. Instead, the last data word is held on the output bus for another clock cycle.


Qty Price (USD)
1-99 2.02
100-249 1.77
250-999 1.241
1,000+ 1.0