SLUSDV2A May   2020  ā€“ May 2021 BQ25798


  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Description (continued)
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Device Power-On-Reset
      2. 8.3.2  PROG Pin Configuration
      3. 8.3.3  Device Power Up from Battery without Input Source
      4. 8.3.4  Device Power Up from Input Source
        1. Power Up REGN LDO
        2. Poor Source Qualification
        3. ILIM_HIZ Pin
        4. Default VINDPM Setting
        5. Input Source Type Detection
          1. D+/Dā€“ Detection Sets Input Current Limit
          2. HVDCP Detection Procedure
          3. Connector Fault Detection
      5. 8.3.5  Dual-Input Power Mux
        1. ACDRV Turn On Condition
        2. VBUS Input Only
        3. One ACFET-RBFET
        4. Two ACFETs-RBFETs
      6. 8.3.6  Buck-Boost Converter Operation
        1. Force Input Current Limit Detection
        2. Input Current Optimizer (ICO)
        3. Maximum Power Point Tracking for Small PV Panel
        4. Pulse Frequency Modulation (PFM)
        5. Device HIZ State
      7. 8.3.7  USB On-The-Go (OTG)
        1. OTG Mode to Power External Devices
        2. Backup Power Supply Mode
        3. Backup Mode with Dual Input Mux
      8. 8.3.8  Power Path Management
        1. Narrow VDC Architecture
        2. Dynamic Power Management
      9. 8.3.9  Battery Charging Management
        1. Autonomous Charging Cycle
        2. Battery Charging Profile
        3. Charging Termination
        4. Charging Safety Timer
        5. Thermistor Qualification
          1. JEITA Guideline Compliance in Charge Mode
          2. Cold/Hot Temperature Window in OTG Mode
      10. 8.3.10 Integrated 16-Bit ADC for Monitoring
      11. 8.3.11 Status Outputs ( STAT, and INT)
        1. Charging Status Indicator (STAT Pin)
        2. Interrupt to Host ( INT)
      12. 8.3.12 Ship FET Control
        1. Shutdown Mode
        2. Ship Mode
        3. System Power Reset
      13. 8.3.13 Protections
        1. Voltage and Current Monitoring
          1.  VAC Over-voltage Protection (VAC_OVP)
          2.  VBUS Over-voltage Protection (VBUS_OVP)
          3.  VBUS Under-voltage Protection (POORSRC)
          4.  System Over-voltage Protection (VSYS_OVP)
          5.  System Short Protection (VSYS_SHORT)
          6.  Battery Over-voltage Protection (VBAT_OVP)
          7.  Battery Over-current Protection (IBAT_OCP)
          8.  Input Over-current Protection (IBUS_OCP)
          9.  OTG Over-voltage Protection (OTG_OVP)
          10. OTG Under-voltage Protection (OTG_UVP)
        2. Thermal Regulation and Thermal Shutdown
      14. 8.3.14 Serial Interface
        1. Data Validity
        2. START and STOP Conditions
        3. Byte Format
        4. Acknowledge (ACK) and Not Acknowledge (NACK)
        5. Slave Address and Data Direction Bit
        6. Single Write and Read
        7. Multi-Write and Multi-Read
    4. 8.4 Device Functional Modes
      1. 8.4.1 Host Mode and Default Mode
      2. 8.4.2 Register Bit Reset
    5. 8.5 Register Map
      1. 8.5.1 I2C Registers
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. PV Panel Selection
        2. Inductor Selection
        3. Input (VBUS / PMID) Capacitor
        4. Output (VSYS) Capacitor
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Third-Party Products Disclaimer
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 Receiving Notification of Documentation Updates
    4. 12.4 Support Resources
    5. 12.5 Trademarks
    6. 12.6 Electrostatic Discharge Caution
    7. 12.7 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Charging Termination

The device terminates a charge cycle when the battery voltage is above the recharge threshold, the converter is operated in the battery constant voltage regulation loop and the current is below the termination current. After the charging cycle is completed, the BATFET turns off. The converter keeps running to power the system and the BATFET can turn on again if the supplement mode is triggered.

When termination is done, the status register CHG_STAT is set to 111 and an INT pulse is asserted to the host. Termination is temporarily disabled when the charger device is in input current (IINDPM), input voltage (VINDPM) or thermal (TREG) regulation. Termination can be permanently disabled by writing 0 to EN_TERM bit prior to charging termination. Writing 0 to EN_TERM when the termination has already occurred or in the top-off charging stage does not disable termination, until the next charging cycle has been restarted. If termination is enabled by setting EN_TERM = 1 during an active charging cycle, the change is applied immediately.

At low termination currents (from 40mA to 160mA), due to the comparator offset, the actual termination current may be up to 20%~40% higher than the termination target. In order to compensate for the comparator offset, a programmable top-off timer (default disabled) can be activated after termination. Whlie the top-off timer is running, the device continues to charge the battery in constant voltage mode (BATFET stays on) until the top-off time expires. The top-off timer follows safety timer constraints, such that if the safety timer is suspended, so is the top-off timer, and if the safety timer is doubled, so is the top-off timer. CHG_STAT reports whether the top off timer is active via the 110 code. Once the top-off timer expires, charging terminates, the CHG_STAT register is set to 111 and an INT pulse is asserted to the host.

The top-off timer gets reset (set to 0 and counting resumes when appropriate) for any of the following conditions:

  1. Charge disable to enable
  2. Termination status low to high
  3. REG_RST register bit is set (disables top-off timer)

Once the charger detects termination, the charger reads the top-off timer (TOPOFF_TMR) settings. Programming the top-off timer value after termination has no effect unless a recharge cycle is initiated. The top-off timer only starts to count when the charger's termination criteria are met. If EN_TERM = 0, the charger never terminates charging, so the top-off timer does not start counting, even if it is enabled. An INT is asserted to the host when the top-off timer starts counting as well as when the top-off timer expires. All charge cycle related INT pulses (including top-off timer INT pulse) can be masked by CHG_MASK bit.