SWCU194 March   2023 CC1314R10 , CC1354P10 , CC1354R10 , CC2674P10 , CC2674R10

 

  1.   Read This First
    1.     About This Manual
    2.     Devices
    3.     Register, Field, and Bit Calls
    4.     Related Documentation
    5.     Trademarks
  2. 1 Architectural Overview
    1. 1.1 Target Applications
    2. 1.2 Overview
    3. 1.3 Functional Overview
      1. 1.3.1  ArmCortex-M33 with FPU
        1. 1.3.1.1 Processor Core
        2. 1.3.1.2 System Timer (SysTick)
        3. 1.3.1.3 Nested Vector Interrupt Controller (NVIC)
        4. 1.3.1.4 System Control Block (SCB)
      2. 1.3.2  On-Chip Memory
        1. 1.3.2.1 SRAM
        2. 1.3.2.2 Flash Memory
        3. 1.3.2.3 ROM
      3. 1.3.3  Radio
      4. 1.3.4  Security Core
      5. 1.3.5  Runtime Security
      6. 1.3.6  General-Purpose Timers
        1. 1.3.6.1 Watchdog Timer
        2. 1.3.6.2 Always-On Domain
      7. 1.3.7  Direct Memory Access
      8. 1.3.8  System Control and Clock
      9. 1.3.9  Serial Communication Peripherals
        1. 1.3.9.1 UART
        2. 1.3.9.2 I2C
        3. 1.3.9.3 I2S
        4. 1.3.9.4 SPI
      10. 1.3.10 Programmable I/Os
      11. 1.3.11 Sensor Controller
      12. 1.3.12 Random Number Generator
      13. 1.3.13 cJTAG and JTAG
      14. 1.3.14 Power Supply System
        1. 1.3.14.1 Supply System
          1. 1.3.14.1.1 VDDS
          2. 1.3.14.1.2 VDDR
          3. 1.3.14.1.3 Digital Core Supply
          4. 1.3.14.1.4 Other Internal Supplies
        2. 1.3.14.2 DC/DC Converter
  3. 2  Arm Cortex-M33 Processor with FPU
    1. 2.1 Arm Cortex-M33 Processor Introduction
    2. 2.2 Block Diagram
    3. 2.3 Overview
      1. 2.3.1 Integrated Configurable Debug
      2. 2.3.2 Trace Port Interface Unit
      3. 2.3.3 Arm Cortex-M33 System Peripheral Details
        1. 2.3.3.1 Floating Point Unit (FPU)
        2. 2.3.3.2 Memory Protection Unit (MPU)
        3. 2.3.3.3 System Timer (SysTick)
        4. 2.3.3.4 Nested Vectored Interrupt Controller (NVIC)
        5. 2.3.3.5 System Control Block (SCB)
        6. 2.3.3.6 System Control Space (SCS)
        7. 2.3.3.7 Security Attribution Unit (SAU)
    4. 2.4 Programming Model
      1. 2.4.1 Modes of Operation and Execution
        1. 2.4.1.1 Security States
        2. 2.4.1.2 Operating Modes
        3. 2.4.1.3 Operating States
        4. 2.4.1.4 Privileged Access and Unprivileged User Access
      2. 2.4.2 Instruction Set Summary
      3. 2.4.3 Memory Model
        1. 2.4.3.1 Private Peripheral Bus
        2. 2.4.3.2 Unaligned Accesses
      4. 2.4.4 Exclusive Monitor
      5. 2.4.5 Processor Core Registers Summary
      6. 2.4.6 Exceptions
        1. 2.4.6.1 Exception Handling and Prioritization
      7. 2.4.7 Runtime Security
        1. 2.4.7.1 IDAU Watermark Registers
        2. 2.4.7.2 Secure Memory Range for Registers
        3. 2.4.7.3 Bus Topology
        4. 2.4.7.4 Intended Use
    5. 2.5 Arm® Cortex®-M33 Registers
      1. 2.5.1  CPU_ITM Registers
      2. 2.5.2  CPU_DWT Registers
      3. 2.5.3  CPU_SYSTICK Registers
      4. 2.5.4  CPU_NVIC Registers
      5. 2.5.5  CPU_SCS Registers
      6. 2.5.6  CPU_MPU Registers
      7. 2.5.7  CPU_SAU Registers
      8. 2.5.8  CPU_DCB Registers
      9. 2.5.9  CPU_SIG Registers
      10. 2.5.10 CPU_FPU Registers
      11. 2.5.11 CPU_TPIU Registers
  4. 3 Memory Map
    1. 3.1 Introduction
    2. 3.2 Memory Map (Secure and Non-secure)
      1. 3.2.1 Bus Security
    3. 3.3 Memory Map
  5. 4  Arm Cortex-M33 Peripherals
    1. 4.1 Arm Cortex-M33 Peripherals Introduction
  6. 5 Interrupts and Events
    1. 5.1 Exception Model
      1. 5.1.1 Exception States
      2. 5.1.2 Exception Types
      3. 5.1.3 Exception Handlers
      4. 5.1.4 Vector Table
      5. 5.1.5 Exception Priorities
      6. 5.1.6 Interrupt Priority Grouping
      7. 5.1.7 Exception Entry and Return
        1. 5.1.7.1 Exception Entry
        2. 5.1.7.2 Exception Return
    2. 5.2 Fault Handling
      1. 5.2.1 Fault Types
      2. 5.2.2 Fault Escalation and Hard Faults
      3. 5.2.3 Fault Status Registers and Fault Address Registers
      4. 5.2.4 Lockup
    3. 5.3 Security State Switches
    4. 5.4 Event Fabric
      1. 5.4.1 Introduction
      2. 5.4.2 Event Fabric Overview
        1. 5.4.2.1 Registers
    5. 5.5 AON Event Fabric
      1. 5.5.1 Common Input Event List
      2. 5.5.2 Event Subscribers
        1. 5.5.2.1 AON Power Management Controller (AON_PMCTL)
        2. 5.5.2.2 Real-Time Clock
        3. 5.5.2.3 MCU Event Fabric
    6. 5.6 MCU Event Fabric
      1. 5.6.1 Common Input Event List
      2. 5.6.2 Event Subscribers
        1. 5.6.2.1 System CPU
        2. 5.6.2.2 NMI
        3. 5.6.2.3 Freeze
    7. 5.7 AON Events
    8. 5.8 Interrupts and Events Registers
      1. 5.8.1 AON_EVENT Registers
      2. 5.8.2 EVENT Registers
  7. 6 JTAG Interface
    1. 6.1 Overview
    2. 6.2 cJTAG
    3. 6.3 ICEPick
      1. 6.3.1 Secondary TAPs
        1. 6.3.1.1 Slave DAP (CPU DAP)
      2. 6.3.2 ICEPick Registers
        1. 6.3.2.1 IR Instructions
        2. 6.3.2.2 Data Shift Register
        3. 6.3.2.3 Instruction Register
        4. 6.3.2.4 Bypass Register
        5. 6.3.2.5 Device Identification Register
        6. 6.3.2.6 User Code Register
        7. 6.3.2.7 ICEPick Identification Register
        8. 6.3.2.8 Connect Register
      3. 6.3.3 Router Scan Chain
      4. 6.3.4 TAP Routing Registers
        1. 6.3.4.1 ICEPick Control Block
          1. 6.3.4.1.1 All0s Register
          2. 6.3.4.1.2 ICEPick Control Register
          3. 6.3.4.1.3 Linking Mode Register
        2. 6.3.4.2 Test TAP Linking Block
          1. 6.3.4.2.1 Secondary Test TAP Register
        3. 6.3.4.3 Debug TAP Linking Block
          1. 6.3.4.3.1 Secondary Debug TAP Register
    4. 6.4 ICEMelter
    5. 6.5 Serial Wire Viewer (SWV)
    6. 6.6 Halt In Boot (HIB)
    7. 6.7 Debug and Shutdown
    8. 6.8 Boundary Scan
  8. 7 Power, Reset, and Clock Management (PRCM)
    1. 7.1 Introduction
    2. 7.2 System CPU Mode
    3. 7.3 Supply System
      1. 7.3.1 Internal DC/DC Converter and Global LDO
      2. 7.3.2 External Regulator Mode
    4. 7.4 Digital Power Partitioning
      1. 7.4.1 MCU_VD
        1. 7.4.1.1 MCU_VD Power Domains
      2. 7.4.2 AON_VD
        1. 7.4.2.1 AON_VD Power Domains
    5. 7.5 Clock Management
      1. 7.5.1 System Clocks
        1. 7.5.1.1 Controlling the Oscillators
      2. 7.5.2 Clocks in MCU_VD
        1. 7.5.2.1 Clock Gating
        2. 7.5.2.2 Scaler to GPTs
        3. 7.5.2.3 Scaler to WDT
      3. 7.5.3 Clocks in AON_VD
    6. 7.6 Power Modes
      1. 7.6.1 Start-Up State
      2. 7.6.2 Active Mode
      3. 7.6.3 Idle Mode
      4. 7.6.4 Standby Mode
      5. 7.6.5 Shutdown Mode
    7. 7.7 Reset
      1. 7.7.1 System Resets
        1. 7.7.1.1 Clock Loss Detection
        2. 7.7.1.2 Software-Initiated System Reset
        3. 7.7.1.3 Warm Reset Converted to System Reset
      2. 7.7.2 Reset of the MCU_VD Power Domains and Modules
      3. 7.7.3 Reset of AON_VD
      4. 7.7.4 Always On Watchdog Timer (AON_WDT)
    8. 7.8 PRCM Registers
      1. 7.8.1 PRCM Registers
      2. 7.8.2 AON_PMCTL Registers
      3. 7.8.3 DDI_0_OSC Registers
  9. 8 Versatile Instruction Memory System (VIMS)
    1. 8.1 Introduction
    2. 8.2 VIMS Configurations
      1. 8.2.1 VIMS Modes
        1. 8.2.1.1 GPRAM Mode
        2. 8.2.1.2 Off Mode
        3. 8.2.1.3 Cache Mode
      2. 8.2.2 VIMS FLASH Line Buffers
      3. 8.2.3 VIMS Arbitration
      4. 8.2.4 VIMS Cache TAG Prefetch
    3. 8.3 VIMS Software Remarks
      1. 8.3.1 FLASH Program or Update
      2. 8.3.2 VIMS Retention
        1. 8.3.2.1 Mode 1
        2. 8.3.2.2 Mode 2
        3. 8.3.2.3 Mode 3
    4. 8.4 FLASH
      1. 8.4.1 Flash Memory Protection
      2. 8.4.2 Flash Memory Programming
    5. 8.5 ROM Functions
    6. 8.6 VIMS Registers
      1. 8.6.1 FLASH Registers
      2. 8.6.2 VIMS Registers
      3. 8.6.3 NVMNW Registers
  10. 9 SRAM
    1. 9.1 Introduction
    2. 9.2 Main Features
    3. 9.3 Data Retention
    4. 9.4 Parity and SRAM Error Support
      1. 9.4.1 SRAM Extension Mode
    5. 9.5 SRAM Auto-Initialization
    6. 9.6 Parity Debug Behavior
    7. 9.7 SRAM Registers
      1. 9.7.1 SRAM_MMR Registers
      2. 9.7.2 SRAM Registers
  11. 10Bootloader
    1. 10.1 Bootloader Functionality
      1. 10.1.1 Bootloader Disabling
      2. 10.1.2 Bootloader Backdoor
    2. 10.2 Bootloader Interfaces
      1. 10.2.1 Packet Handling
        1. 10.2.1.1 Packet Acknowledge and Not-Acknowledge Bytes
      2. 10.2.2 Transport Layer
        1. 10.2.2.1 UART Transport
          1. 10.2.2.1.1 UART Baud Rate Automatic Detection
        2. 10.2.2.2 SPI Transport
      3. 10.2.3 Serial Bus Commands
        1. 10.2.3.1  COMMAND_PING
        2. 10.2.3.2  COMMAND_DOWNLOAD
        3. 10.2.3.3  COMMAND_GET_STATUS
        4. 10.2.3.4  COMMAND_SEND_DATA
        5. 10.2.3.5  COMMAND_RESET
        6. 10.2.3.6  COMMAND_SECTOR_ERASE
        7. 10.2.3.7  COMMAND_CRC32
        8. 10.2.3.8  COMMAND_GET_CHIP_ID
        9. 10.2.3.9  COMMAND_MEMORY_READ
        10. 10.2.3.10 COMMAND_MEMORY_WRITE
        11. 10.2.3.11 COMMAND_BANK_ERASE
        12. 10.2.3.12 COMMAND_SET_CCFG
        13. 10.2.3.13 COMMAND_DOWNLOAD_CRC
  12. 11Device Configuration
    1. 11.1 Customer Configuration (CCFG)
      1. 11.1.1 CCFG Recommendations for Final Production
    2. 11.2 CCFG Registers
    3. 11.3 Factory Configuration (FCFG)
    4. 11.4 FCFG1 Registers
  13. 12AES and Hash Cryptoprocessor
    1. 12.1 Introduction
    2. 12.2 Functional Description
      1. 12.2.1 Debug Capabilities
      2. 12.2.2 Exception Handling
      3. 12.2.3 Power Management and Sleep Modes
      4. 12.2.4 Interrupts
      5. 12.2.5 Module Memory Map
      6. 12.2.6 Master Control and Select Module
        1. 12.2.6.1 Algorithm Select Register
          1. 12.2.6.1.1 Algorithm Select
        2. 12.2.6.2 Master PROT Enable
          1. 12.2.6.2.1 Master PROT-Privileged Access-Enable
        3. 12.2.6.3 Software Reset
      7. 12.2.7 AES Engine
        1. 12.2.7.1 Second and Third Key Registers (Internal, but Clearable)
        2. 12.2.7.2 AES Initialization Vector (IV) Registers
        3. 12.2.7.3 AES I/O Buffer Control, Mode, and Length Registers
        4. 12.2.7.4 AES Data Input and Output Registers
        5. 12.2.7.5 TAG Registers
      8. 12.2.8 Key Area Registers
        1. 12.2.8.1 Key Store Write Area Register
        2. 12.2.8.2 Key Store Written Area Register
        3. 12.2.8.3 Key Store Size Register
        4. 12.2.8.4 Key Store Read Area Register
      9. 12.2.9 Hash Engine
        1. 12.2.9.1 Hash I/O Buffer Control and Status Register, Mode, and Length Registers
        2. 12.2.9.2 Hash Data Input and Digest Registers
    3. 12.3 DMA Controller
      1. 12.3.1 Internal Operation
      2. 12.3.2 Supported DMA Operations
    4. 12.4 AES and Hash Cryptoprocessor Performance
      1. 12.4.1 Introduction
      2. 12.4.2 Performance for DMA-Based Operations
    5. 12.5 Programming Guidelines
      1. 12.5.1 One-Time Initialization After a Reset
      2. 12.5.2 DMAC and Master Control
        1. 12.5.2.1 Regular Use
        2. 12.5.2.2 Interrupting DMA Transfers
        3. 12.5.2.3 Interrupts, Hardware, and Software Synchronization
      3. 12.5.3 Hashing
        1. 12.5.3.1 Data Format and Byte Order
        2. 12.5.3.2 Basic Hash with Data From DMA
          1. 12.5.3.2.1 New Hash Session with Digest Read Through Slave
          2. 12.5.3.2.2 New Hash Session with Digest to External Memory
          3. 12.5.3.2.3 Resumed Hash Session
        3. 12.5.3.3 HMAC
          1. 12.5.3.3.1 Secure HMAC
        4. 12.5.3.4 Alternative Basic Hash Where Data Originates from Slave Interface
          1. 12.5.3.4.1 New Hash Session
          2. 12.5.3.4.2 Resumed Hash Session
      4. 12.5.4 Encryption and Decryption
        1. 12.5.4.1 Data Format and Byte Order
        2. 12.5.4.2 Key Store
          1. 12.5.4.2.1 Load Keys from External Memory
        3. 12.5.4.3 Basic AES Modes
          1. 12.5.4.3.1 AES-ECB
          2. 12.5.4.3.2 AES-CBC
          3. 12.5.4.3.3 AES-CTR
          4. 12.5.4.3.4 Programming Sequence with DMA Data
        4. 12.5.4.4 CBC-MAC
          1. 12.5.4.4.1 Programming Sequence for Regular CBC-MAC
          2. 12.5.4.4.2 Programming Sequence for Regular CBC-MAC with Continuation
          3. 12.5.4.4.3 Programming Sequence for CMAC CBC-MAC
          4. 12.5.4.4.4 Programming Sequence for CMAC CBC-MAC with Continuation
        5. 12.5.4.5 AES-CCM
          1. 12.5.4.5.1 Continued CCM Processing
          2. 12.5.4.5.2 Programming Sequence for AES-CCM
          3. 12.5.4.5.3 Programming Sequence for Continued AES-CCM in the AAD Phase
          4. 12.5.4.5.4 Programming Sequence for Continued AES-CCM in the Payload Phase
        6. 12.5.4.6 AES-GCM
          1. 12.5.4.6.1 Continued AES-GCM Processing
          2. 12.5.4.6.2 Programming Sequence for AES-GCM
          3. 12.5.4.6.3 Programming Sequence for Continued AES-GCM in the AAD Phase
          4. 12.5.4.6.4 Programming Sequence for Continued AES-GCM in the Payload Phase
      5. 12.5.5 Exceptions Handling
        1. 12.5.5.1 Soft Reset
        2. 12.5.5.2 External Port Errors
        3. 12.5.5.3 Key Store Errors
    6. 12.6 Conventions and Compliances
      1. 12.6.1 Conventions Used in This Manual
        1. 12.6.1.1 Terminology
        2. 12.6.1.2 Formulas and Nomenclature
      2. 12.6.2 Compliance
    7. 12.7 CRYPTO Registers
  14. 13PKA Engine
    1. 13.1 Introduction
    2. 13.2 Functional Description
      1. 13.2.1 Module Architecture
      2. 13.2.2 PKA RAM
      3. 13.2.3 PKCP Operations
      4. 13.2.4 Sequencer Operations
        1. 13.2.4.1 Modular Exponentiation Operations
        2. 13.2.4.2 Modular Inversion Operation
        3. 13.2.4.3 ECC Operations
      5. 13.2.5 Operation Sequence
    3. 13.3 PKA Engine Performance
      1. 13.3.1 Basic Operations Performance
      2. 13.3.2 ExpMod Performance
      3. 13.3.3 Modular Inversion Performance
      4. 13.3.4 ECC Operation Performance
    4. 13.4 PKA Registers
  15. 14True Random Number Generator (TRNG)
    1. 14.1 Introduction
    2. 14.2 Block Diagram
    3. 14.3 TRNG Software Reset
    4. 14.4 Interrupt Requests
    5. 14.5 TRNG Operation Description
      1. 14.5.1 TRNG Shutdown
      2. 14.5.2 TRNG Alarms
      3. 14.5.3 TRNG Entropy
    6. 14.6 TRNG Low-Level Programming Guide
      1. 14.6.1 Initialization
        1. 14.6.1.1 Interfacing Modules
        2. 14.6.1.2 TRNG Main Sequence
        3. 14.6.1.3 TRNG Operating Modes
          1. 14.6.1.3.1 Polling Mode
          2. 14.6.1.3.2 Interrupt Mode
    7. 14.7 TRNG Registers
  16. 15I/O Controller (IOC)
    1. 15.1  Introduction
    2. 15.2  IOC Overview
    3. 15.3  I/O Mapping and Configuration
      1. 15.3.1 Basic I/O Mapping
      2. 15.3.2 Mapping AUXIOs to DIO Pins
      3. 15.3.3 Control External LNA/PA (Range Extender) with I/Os
      4. 15.3.4 Map the 32 kHz System Clock (SCLK_LF Clock) to DIO
    4. 15.4  Edge Detection on DIO Pins
      1. 15.4.1 Configure DIO as GPIO Input to Generate Interrupt on Edge Detect
    5. 15.5  Unused I/O Pins
    6. 15.6  GPIO
    7. 15.7  I/O Pin Capability
    8. 15.8  Peripheral PORT_IDs
    9. 15.9  I/O Pins
      1. 15.9.1 Input/Output Modes
        1. 15.9.1.1 Physical Pin
        2. 15.9.1.2 Pin Configuration
    10. 15.10 IOC Registers
      1. 15.10.1 AON_IOC Registers
      2. 15.10.2 GPIO Registers
      3. 15.10.3 IOC Registers
  17. 16Micro Direct Memory Access (µDMA)
    1. 16.1 Introduction
    2. 16.2 Block Diagram
    3. 16.3 Functional Description
      1. 16.3.1  Channel Assignments
      2. 16.3.2  Priority
      3. 16.3.3  Arbitration Size
      4. 16.3.4  Request Types
        1. 16.3.4.1 Single Request
        2. 16.3.4.2 Burst Request
      5. 16.3.5  Channel Configuration
      6. 16.3.6  Transfer Modes
        1. 16.3.6.1 Stop Mode
        2. 16.3.6.2 Basic Mode
        3. 16.3.6.3 Auto Mode
        4. 16.3.6.4 Ping-Pong Mode
        5. 16.3.6.5 Memory Scatter-Gather Mode
        6. 16.3.6.6 Peripheral Scatter-Gather Mode
      7. 16.3.7  Transfer Size and Increments
      8. 16.3.8  Peripheral Interface
      9. 16.3.9  Software Request
      10. 16.3.10 Interrupts and Errors
    4. 16.4 Initialization and Configuration
      1. 16.4.1 Module Initialization
      2. 16.4.2 Configuring a Memory-to-Memory Transfer
        1. 16.4.2.1 Configure the Channel Attributes
        2. 16.4.2.2 Configure the Channel Control Structure
        3. 16.4.2.3 Start the Transfer
    5. 16.5 UDMA Registers
  18. 17Timers
    1. 17.1 Introduction
    2. 17.2 Block Diagram
    3. 17.3 Functional Description
      1. 17.3.1 GPTM Reset Conditions
      2. 17.3.2 Timer Modes
        1. 17.3.2.1 One-Shot or Periodic Timer Mode
        2. 17.3.2.2 Input Edge-Count Mode
        3. 17.3.2.3 Input Edge-Time Mode
        4. 17.3.2.4 PWM Mode
        5. 17.3.2.5 Wait-for-Trigger Mode
      3. 17.3.3 Synchronizing GPT Blocks
      4. 17.3.4 Accessing Concatenated 16- and 32-Bit GPTM Register Values
    4. 17.4 Initialization and Configuration
      1. 17.4.1 One-Shot and Periodic Timer Modes
      2. 17.4.2 Input Edge-Count Mode
      3. 17.4.3 Input Edge-Timing Mode
      4. 17.4.4 PWM Mode
      5. 17.4.5 Producing DMA Trigger Events
    5. 17.5 GPT Registers
  19. 18Real-Time Clock (RTC)
    1. 18.1 Introduction
    2. 18.2 Functional Specifications
      1. 18.2.1 Functional Overview
      2. 18.2.2 Free-Running Counter
      3. 18.2.3 Channels
        1. 18.2.3.1 Capture and Compare
      4. 18.2.4 Events
    3. 18.3 RTC Register Information
      1. 18.3.1 Register Access
      2. 18.3.2 Entering Sleep and Wakeup From Sleep
      3. 18.3.3 AON_RTC:SYNC Register
    4. 18.4 RTC Registers
      1. 18.4.1 AON_RTC Registers
  20. 19Watchdog Timer (WDT)
    1. 19.1 Introduction
    2. 19.2 Functional Description
    3. 19.3 Initialization and Configuration
    4. 19.4 WDT Registers
  21. 20AUX Domain Sensor Controller and Peripherals
    1. 20.1 Introduction
      1. 20.1.1 AUX Block Diagram
    2. 20.2 Power and Clock Management
      1. 20.2.1 Operational Modes
        1. 20.2.1.1 Dual-Rate AUX Clock
      2. 20.2.2 Use Scenarios
        1. 20.2.2.1 MCU
        2. 20.2.2.2 Sensor Controller
      3. 20.2.3 SCE Clock Emulation
      4. 20.2.4 AUX RAM Retention
    3. 20.3 Sensor Controller
      1. 20.3.1 Sensor Controller Studio
        1. 20.3.1.1 Programming Model
        2. 20.3.1.2 Task Development
        3. 20.3.1.3 Task Testing, Task Debugging and Run-Time Logging
        4. 20.3.1.4 Documentation
      2. 20.3.2 Sensor Controller Engine (SCE)
        1. 20.3.2.1  Registers
          1.        Pipeline Hazards
        2. 20.3.2.2  Memory Architecture
          1.        Memory Access to Instructions and Data
          2.        I/O Access to Module Registers
        3. 20.3.2.3  Program Flow
          1.        Zero-Overhead Loop
        4. 20.3.2.4  Instruction Set
          1. 20.3.2.4.1 Instruction Timing
          2. 20.3.2.4.2 Instruction Prefix
          3. 20.3.2.4.3 Instructions
        5. 20.3.2.5  SCE Event Interface
        6. 20.3.2.6  Math Accelerator (MAC)
        7. 20.3.2.7  Programmable Microsecond Delay
        8. 20.3.2.8  Wake-Up Event Handling
        9. 20.3.2.9  Access to AON Domain Registers
        10. 20.3.2.10 VDDR Recharge
    4. 20.4 Digital Peripheral Modules
      1. 20.4.1 Overview
        1. 20.4.1.1 DDI Control-Configuration
      2. 20.4.2 Analog I/O Digital I/O (AIODIO)
        1. 20.4.2.1 Introduction
        2. 20.4.2.2 Functional Description
          1. 20.4.2.2.1 Mapping to DIO Pins
          2. 20.4.2.2.2 Configuration
          3. 20.4.2.2.3 GPIO Mode
          4. 20.4.2.2.4 Input Buffer
          5. 20.4.2.2.5 Data Output Source
      3. 20.4.3 Semaphore (SMPH)
        1. 20.4.3.1 Introduction
        2. 20.4.3.2 Functional Description
        3. 20.4.3.3 Semaphore Allocation in TI Software
      4. 20.4.4 SPI Master (SPIM)
        1. 20.4.4.1 Introduction
        2. 20.4.4.2 Functional Description
          1. 20.4.4.2.1 TX and RX Operations
          2. 20.4.4.2.2 Configuration
          3. 20.4.4.2.3 Timing Diagrams
      5. 20.4.5 Time-to-Digital Converter (TDC)
        1. 20.4.5.1 Introduction
        2. 20.4.5.2 Functional Description
          1. 20.4.5.2.1 Command
          2. 20.4.5.2.2 Conversion Time Configuration
          3. 20.4.5.2.3 Status and Result
          4. 20.4.5.2.4 Clock Source Selection
            1. 20.4.5.2.4.1 Counter Clock
            2. 20.4.5.2.4.2 Reference Clock
          5. 20.4.5.2.5 Start and Stop Events
          6. 20.4.5.2.6 Prescaler
        3. 20.4.5.3 Supported Measurement Types
          1. 20.4.5.3.1 Measure Pulse Width
          2. 20.4.5.3.2 Measure Frequency
          3. 20.4.5.3.3 Measure Time Between Edges of Different Events Sources
            1. 20.4.5.3.3.1 Asynchronous Counter Start – Ignore 0 Stop Events
            2. 20.4.5.3.3.2 Synchronous Counter Start – Ignore 0 Stop Events
            3. 20.4.5.3.3.3 Asynchronous Counter Start – Ignore Stop Events
            4. 20.4.5.3.3.4 Synchronous Counter Start – Ignore Stop Events
          4. 20.4.5.3.4 Pulse Counting
      6. 20.4.6 Timer01
        1. 20.4.6.1 Introduction
        2. 20.4.6.2 Functional Description
      7. 20.4.7 Timer2
        1. 20.4.7.1 Introduction
        2. 20.4.7.2 Functional Description
          1. 20.4.7.2.1 Clock Source
          2. 20.4.7.2.2 Clock Prescaler
          3. 20.4.7.2.3 Counter
          4. 20.4.7.2.4 Event Outputs
          5. 20.4.7.2.5 Channel Actions
            1. 20.4.7.2.5.1 Period and Pulse Width Measurement
            2. 20.4.7.2.5.2 Clear on Zero, Toggle on Compare Repeatedly
            3. 20.4.7.2.5.3 Set on Zero, Toggle on Compare Repeatedly
          6. 20.4.7.2.6 Asynchronous Bus Bridge
    5. 20.5 Analog Peripheral Modules
      1. 20.5.1 Overview
        1. 20.5.1.1 ADI Control-Configuration
        2. 20.5.1.2 Block Diagram
      2. 20.5.2 Analog-to-Digital Converter (ADC)
        1. 20.5.2.1 Introduction
        2. 20.5.2.2 Functional Description
          1. 20.5.2.2.1 Input Selection and Scaling
          2. 20.5.2.2.2 Reference Selection
          3. 20.5.2.2.3 ADC Sample Mode
          4. 20.5.2.2.4 ADC Clock Source
          5. 20.5.2.2.5 ADC Trigger
          6. 20.5.2.2.6 Sample FIFO
          7. 20.5.2.2.7 µDMA Interface
          8. 20.5.2.2.8 Resource Ownership and Usage
      3. 20.5.3 Comparator A (COMPA)
        1. 20.5.3.1 Introduction
        2. 20.5.3.2 Functional Description
          1. 20.5.3.2.1 Input Selection
          2. 20.5.3.2.2 Reference Selection
          3. 20.5.3.2.3 LPM Bias and COMPA Enable
          4. 20.5.3.2.4 Resource Ownership and Usage
      4. 20.5.4 Comparator B (COMPB)
        1. 20.5.4.1 Introduction
        2. 20.5.4.2 Functional Description
          1. 20.5.4.2.1 Input Selection
          2. 20.5.4.2.2 Reference Selection
          3. 20.5.4.2.3 Resource Ownership and Usage
            1. 20.5.4.2.3.1 Sensor Controller Wakeup
            2. 20.5.4.2.3.2 System CPU Wakeup
      5. 20.5.5 Reference Digital-to-Analog Converter (DAC)
        1. 20.5.5.1 Introduction
        2. 20.5.5.2 Functional Description
          1. 20.5.5.2.1 Reference Selection
          2. 20.5.5.2.2 Output Voltage Control and Range
          3. 20.5.5.2.3 Sample Clock
            1. 20.5.5.2.3.1 Automatic Phase Control
            2. 20.5.5.2.3.2 Manual Phase Control
            3. 20.5.5.2.3.3 Operational Mode Dependency
          4. 20.5.5.2.4 Output Selection
            1. 20.5.5.2.4.1 Buffer
            2. 20.5.5.2.4.2 External Load
            3. 20.5.5.2.4.3 COMPA_REF
            4. 20.5.5.2.4.4 COMPB_REF
          5. 20.5.5.2.5 LPM Bias
          6. 20.5.5.2.6 Resource Ownership and Usage
      6. 20.5.6 Current Source (ISRC)
        1. 20.5.6.1 Introduction
        2. 20.5.6.2 Functional Description
          1. 20.5.6.2.1 Programmable Current
          2. 20.5.6.2.2 Voltage Reference
          3. 20.5.6.2.3 ISRC Enable
          4. 20.5.6.2.4 Temperature Dependency
          5. 20.5.6.2.5 Resource Ownership and Usage
    6. 20.6 Event Routing and Usage
      1. 20.6.1 AUX Event Bus
        1. 20.6.1.1 Event Signals
        2. 20.6.1.2 Event Subscribers
          1. 20.6.1.2.1 Event Detection
            1. 20.6.1.2.1.1 Detection of Asynchronous Events
            2. 20.6.1.2.1.2 Detection of Synchronous Events
      2. 20.6.2 Event Observation on External Pin
      3. 20.6.3 Events From MCU Domain
      4. 20.6.4 Events to MCU Domain
      5. 20.6.5 Events From AON Domain
      6. 20.6.6 Events to AON Domain
      7. 20.6.7 µDMA Interface
    7. 20.7 Sensor Controller Alias Register Space
    8. 20.8 AUX Domain Sensor Controller and Peripherals Registers
      1. 20.8.1  ADI_4_AUX Registers
      2. 20.8.2  AUX_AIODIO Registers
      3. 20.8.3  AUX_EVCTL Registers
      4. 20.8.4  AUX_SMPH Registers
      5. 20.8.5  AUX_TDC Registers
      6. 20.8.6  AUX_TIMER01 Registers
      7. 20.8.7  AUX_TIMER2 Registers
      8. 20.8.8  AUX_ANAIF Registers
      9. 20.8.9  AUX_SYSIF Registers
      10. 20.8.10 AUX_SPIM Registers
      11. 20.8.11 AUX_MAC Registers
      12. 20.8.12 AUX_SCE Registers
  22. 21Battery Monitor and Temperature Sensor (BATMON)
    1. 21.1 Introduction
    2. 21.2 Functional Description
    3. 21.3 AON_BATMON Registers
  23. 22Universal Asynchronous Receiver/Transmitter (UART)
    1. 22.1 Introduction
    2. 22.2 Block Diagram
    3. 22.3 Signal Description
    4. 22.4 Functional Description
      1. 22.4.1 Transmit and Receive Logic
      2. 22.4.2 Baud Rate Generation
      3. 22.4.3 Data Transmission
      4. 22.4.4 Modem Handshake Support
        1. 22.4.4.1 Signaling
        2. 22.4.4.2 Flow Control
          1. 22.4.4.2.1 Hardware Flow Control (RTS and CTS)
          2. 22.4.4.2.2 Software Flow Control (Modem Status Interrupts)
      5. 22.4.5 FIFO Operation
      6. 22.4.6 Interrupts
      7. 22.4.7 Loopback Operation
    5. 22.5 Interface to µDMA
    6. 22.6 Initialization and Configuration
    7. 22.7 UART Registers
  24. 23Serial Peripheral Interface (SPI)
    1. 23.1 Introduction
    2. 23.2 Block Diagram
    3. 23.3 Signal Description
    4. 23.4 Functional Description
      1. 23.4.1 Bit Rate Generation
      2. 23.4.2 FIFO Operation
        1. 23.4.2.1 Transmit FIFO
          1. 23.4.2.1.1 Repeated Transmit Operation
        2. 23.4.2.2 Receive FIFO
        3. 23.4.2.3 FIFO Flush
      3. 23.4.3 Interrupts
      4. 23.4.4 Data Format
      5. 23.4.5 Delayed Data Sampling
      6. 23.4.6 Frame Formats
        1. 23.4.6.1 Texas Instruments Synchronous Serial Frame Format
        2. 23.4.6.2 Motorola SPI Frame Format
          1. 23.4.6.2.1 SPO Clock Polarity Bit
          2. 23.4.6.2.2 SPH Phase Control Bit
        3. 23.4.6.3 Motorola SPI Frame Format with SPO = 0 and SPH = 0
        4. 23.4.6.4 Motorola SPI Frame Format with SPO = 0 and SPH = 1
        5. 23.4.6.5 Motorola SPI Frame Format with SPO = 1 and SPH = 0
        6. 23.4.6.6 Motorola SPI Frame Format with SPO = 1 and SPH = 1
        7. 23.4.6.7 MICROWIRE Frame Format
    5. 23.5 μDMA Operation
    6. 23.6 Initialization and Configuration
    7. 23.7 SPI Registers
  25. 24Inter-Integrated Circuit (I2C)
    1. 24.1 Introduction
    2. 24.2 Block Diagram
    3. 24.3 Functional Description
      1. 24.3.1 I2C Bus Functional Overview
        1. 24.3.1.1 Start and Stop Conditions
        2. 24.3.1.2 Data Format with 7-Bit Address
        3. 24.3.1.3 Data Validity
        4. 24.3.1.4 Acknowledge
        5. 24.3.1.5 Arbitration
      2. 24.3.2 Available Speed Modes
        1. 24.3.2.1 Standard and Fast Modes
      3. 24.3.3 Interrupts
        1. 24.3.3.1 I2C Master Interrupts
        2. 24.3.3.2 I2C Slave Interrupts
      4. 24.3.4 Loopback Operation
      5. 24.3.5 Command Sequence Flow Charts
        1. 24.3.5.1 I2C Master Command Sequences
        2. 24.3.5.2 I2C Slave Command Sequences
    4. 24.4 Initialization and Configuration
    5. 24.5 I2C Registers
  26. 25Inter-IC Sound (I2S)
    1. 25.1 Introduction
    2. 25.2 Block Diagram
    3. 25.3 Signal Description
    4. 25.4 Functional Description
      1. 25.4.1 Dependencies
        1. 25.4.1.1 System CPU Deep-Sleep Mode
      2. 25.4.2 Pin Configuration
      3. 25.4.3 Serial Format Configuration
      4. 25.4.4 I2S
        1. 25.4.4.1 Register Configuration
      5. 25.4.5 Left-Justified (LJF)
        1. 25.4.5.1 Register Configuration
      6. 25.4.6 Right-Justified (RJF)
        1. 25.4.6.1 Register Configuration
      7. 25.4.7 DSP
        1. 25.4.7.1 Register Configuration
      8. 25.4.8 Clock Configuration
        1. 25.4.8.1 Internal Audio Clock Source
        2. 25.4.8.2 External Audio Clock Source
    5. 25.5 Memory Interface
      1. 25.5.1 Sample Word Length
      2. 25.5.2 Channel Mapping
      3. 25.5.3 Sample Storage in Memory
      4. 25.5.4 DMA Operation
        1. 25.5.4.1 Start-Up
        2. 25.5.4.2 Operation
        3. 25.5.4.3 Shutdown
    6. 25.6 Samplestamp Generator
      1. 25.6.1 Samplestamp Counters
      2. 25.6.2 Start-Up Triggers
      3. 25.6.3 Samplestamp Capture
      4. 25.6.4 Achieving Constant Audio Latency
    7. 25.7 Error Detection
    8. 25.8 Usage
      1. 25.8.1 Start-Up Sequence
      2. 25.8.2 Shutdown Sequence
    9. 25.9 I2S Registers
  27. 26Radio
    1. 26.1  RF Core
      1. 26.1.1 High-Level Description and Overview
    2. 26.2  Radio Doorbell
      1. 26.2.1 Special Boot Process
      2. 26.2.2 Command and Status Register and Events
      3. 26.2.3 RF Core Interrupts
        1. 26.2.3.1 RF Command and Packet Engine Interrupts
        2. 26.2.3.2 RF Core Hardware Interrupts
        3. 26.2.3.3 RF Core Command Acknowledge Interrupt
      4. 26.2.4 Radio Timer
        1. 26.2.4.1 Compare and Capture Events
        2. 26.2.4.2 Radio Timer Outputs
        3. 26.2.4.3 Synchronization with Real-Time Clock
    3. 26.3  RF Core HAL
      1. 26.3.1 Hardware Support
      2. 26.3.2 Firmware Support
        1. 26.3.2.1 Commands
        2. 26.3.2.2 Command Status
        3. 26.3.2.3 Interrupts
        4. 26.3.2.4 Passing Data
        5. 26.3.2.5 Command Scheduling
          1. 26.3.2.5.1 Triggers
          2. 26.3.2.5.2 Conditional Execution
          3. 26.3.2.5.3 Handling Before Start of Command
        6. 26.3.2.6 Command Data Structures
          1. 26.3.2.6.1 Radio Operation Command Structure
        7. 26.3.2.7 Data Entry Structures
          1. 26.3.2.7.1 Data Entry Queue
          2. 26.3.2.7.2 Data Entry
          3. 26.3.2.7.3 Pointer Entry
          4. 26.3.2.7.4 Partial Read RX Entry
        8. 26.3.2.8 External Signaling
      3. 26.3.3 Command Definitions
        1. 26.3.3.1 Protocol-Independent Radio Operation Commands
          1. 26.3.3.1.1  CMD_NOP: No Operation Command
          2. 26.3.3.1.2  CMD_RADIO_SETUP: Set Up Radio Settings Command
          3. 26.3.3.1.3  CMD_FS_POWERUP: Power Up Frequency Synthesizer
          4. 26.3.3.1.4  CMD_FS_POWERDOWN: Power Down Frequency Synthesizer
          5. 26.3.3.1.5  CMD_FS: Frequency Synthesizer Controls Command
          6. 26.3.3.1.6  CMD_FS_OFF: Turn Off Frequency Synthesizer
          7. 26.3.3.1.7  CMD_RX_TEST: Receiver Test Command
          8. 26.3.3.1.8  CMD_TX_TEST: Transmitter Test Command
          9. 26.3.3.1.9  CMD_SYNC_STOP_RAT: Synchronize and Stop Radio Timer Command
          10. 26.3.3.1.10 CMD_SYNC_START_RAT: Synchronously Start Radio Timer Command
          11. 26.3.3.1.11 CMD_COUNT: Counter Command
          12. 26.3.3.1.12 CMD_SCH_IMM: Run Immediate Command as Radio Operation
          13. 26.3.3.1.13 CMD_COUNT_BRANCH: Counter Command with Branch of Command Chain
          14. 26.3.3.1.14 CMD_PATTERN_CHECK: Check a Value in Memory Against a Pattern
        2. 26.3.3.2 Protocol-Independent Direct and Immediate Commands
          1. 26.3.3.2.1  CMD_ABORT: ABORT Command
          2. 26.3.3.2.2  CMD_STOP: Stop Command
          3. 26.3.3.2.3  CMD_GET_RSSI: Read RSSI Command
          4. 26.3.3.2.4  CMD_UPDATE_RADIO_SETUP: Update Radio Settings Command
          5. 26.3.3.2.5  CMD_TRIGGER: Generate Command Trigger
          6. 26.3.3.2.6  CMD_GET_FW_INFO: Request Information on the Firmware Being Run
          7. 26.3.3.2.7  CMD_START_RAT: Asynchronously Start Radio Timer Command
          8. 26.3.3.2.8  CMD_PING: Respond with Interrupt
          9. 26.3.3.2.9  CMD_READ_RFREG: Read RF Core Register
          10. 26.3.3.2.10 CMD_SET_RAT_CMP: Set RAT Channel to Compare Mode
          11. 26.3.3.2.11 CMD_SET_RAT_CPT: Set RAT Channel to Capture Mode
          12. 26.3.3.2.12 CMD_DISABLE_RAT_CH: Disable RAT Channel
          13. 26.3.3.2.13 CMD_SET_RAT_OUTPUT: Set RAT Output to a Specified Mode
          14. 26.3.3.2.14 CMD_ARM_RAT_CH: Arm RAT Channel
          15. 26.3.3.2.15 CMD_DISARM_RAT_CH: Disarm RAT Channel
          16. 26.3.3.2.16 CMD_SET_TX_POWER: Set Transmit Power
          17. 26.3.3.2.17 CMD_SET_TX20_POWER: Set Transmit Power of the 20 dBm PA
          18. 26.3.3.2.18 CMD_MODIFY_FS: Set New Synthesizer Frequency Without Recalibration
          19. 26.3.3.2.19 CMD_BUS_REQUEST: Request System BUS Available for RF Core
      4. 26.3.4 Immediate Commands for Data Queue Manipulation
        1. 26.3.4.1 CMD_ADD_DATA_ENTRY: Add Data Entry to Queue
        2. 26.3.4.2 CMD_REMOVE_DATA_ENTRY: Remove First Data Entry from Queue
        3. 26.3.4.3 CMD_FLUSH_QUEUE: Flush Queue
        4. 26.3.4.4 CMD_CLEAR_RX: Clear All RX Queue Entries
        5. 26.3.4.5 CMD_REMOVE_PENDING_ENTRIES: Remove Pending Entries from Queue
    4. 26.4  Data Queue Usage
      1. 26.4.1 Operations on Data Queues Available Only for Internal Radio CPU Operations
        1. 26.4.1.1 PROC_ALLOCATE_TX: Allocate TX Entry for Reading
        2. 26.4.1.2 PROC_FREE_DATA_ENTRY: Free Allocated Data Entry
        3. 26.4.1.3 PROC_FINISH_DATA_ENTRY: Finish Use of First Data Entry From Queue
        4. 26.4.1.4 PROC_ALLOCATE_RX: Allocate RX Buffer for Storing Data
        5. 26.4.1.5 PROC_FINISH_RX: Commit Received Data to RX Data Entry
      2. 26.4.2 Radio CPU Usage Model
        1. 26.4.2.1 Receive Queues
        2. 26.4.2.2 Transmit Queues
    5. 26.5  IEEE 802.15.4
      1. 26.5.1 IEEE 802.15.4 Commands
        1. 26.5.1.1 IEEE 802.15.4 Radio Operation Command Structures
        2. 26.5.1.2 IEEE 802.15.4 Immediate Command Structures
        3. 26.5.1.3 Output Structures
        4. 26.5.1.4 Other Structures and Bit Fields
      2. 26.5.2 Interrupts
      3. 26.5.3 Data Handling
        1. 26.5.3.1 Receive Buffers
        2. 26.5.3.2 Transmit Buffers
      4. 26.5.4 Radio Operation Commands
        1. 26.5.4.1 RX Operation
          1. 26.5.4.1.1 Frame Filtering and Source Matching
            1. 26.5.4.1.1.1 Frame Filtering
            2. 26.5.4.1.1.2 Source Matching
          2. 26.5.4.1.2 Frame Reception
          3. 26.5.4.1.3 ACK Transmission
          4. 26.5.4.1.4 End of Receive Operation
          5. 26.5.4.1.5 CCA Monitoring
        2. 26.5.4.2 Energy Detect Scan Operation
        3. 26.5.4.3 CSMA-CA Operation
        4. 26.5.4.4 Transmit Operation
        5. 26.5.4.5 Receive Acknowledgment Operation
        6. 26.5.4.6 Abort Background-Level Operation Command
      5. 26.5.5 Immediate Commands
        1. 26.5.5.1 Modify CCA Parameter Command
        2. 26.5.5.2 Modify Frame-Filtering Parameter Command
        3. 26.5.5.3 Enable or Disable Source Matching Entry Command
        4. 26.5.5.4 Abort Foreground-Level Operation Command
        5. 26.5.5.5 Stop Foreground-Level Operation Command
        6. 26.5.5.6 Request CCA and RSSI Information Command
    6. 26.6  Bluetooth® Low Energy
      1. 26.6.1 Bluetooth® Low Energy Commands
        1. 26.6.1.1 Command Data Definitions
          1. 26.6.1.1.1 Bluetooth® Low Energy Command Structures
        2. 26.6.1.2 Parameter Structures
        3. 26.6.1.3 Output Structures
        4. 26.6.1.4 Other Structures and Bit Fields
      2. 26.6.2 Interrupts
    7. 26.7  Data Handling
      1. 26.7.1 Receive Buffers
      2. 26.7.2 Transmit Buffers
    8. 26.8  Radio Operation Command Descriptions
      1. 26.8.1  Bluetooth® 5 Radio Setup Command
      2. 26.8.2  Radio Operation Commands for Bluetooth® Low Energy Packet Transfer
      3. 26.8.3  Coding Selection for Coded PHY
      4. 26.8.4  Parameter Override
      5. 26.8.5  Link Layer Connection
      6. 26.8.6  Slave Command
      7. 26.8.7  Master Command
      8. 26.8.8  Legacy Advertiser
        1. 26.8.8.1 Connectable Undirected Advertiser Command
        2. 26.8.8.2 Connectable Directed Advertiser Command
        3. 26.8.8.3 Non-connectable Advertiser Command
        4. 26.8.8.4 Scannable Undirected Advertiser Command
      9. 26.8.9  Bluetooth® 5 Advertiser Commands
        1. 26.8.9.1 Common Extended Advertising Packets
        2. 26.8.9.2 Extended Advertiser Command
        3. 26.8.9.3 Secondary Channel Advertiser Command
      10. 26.8.10 Scanner Commands
        1. 26.8.10.1 Scanner Receiving Legacy Advertising Packets on Primary Channel
        2. 26.8.10.2 Scanner Receiving Extended Advertising Packets on Primary Channel
        3. 26.8.10.3 Scanner Receiving Extended Advertising Packets on Secondary Channel
        4. 26.8.10.4 ADI Filtering
        5. 26.8.10.5 End of Scanner Commands
      11. 26.8.11 Initiator Command
        1. 26.8.11.1 Initiator Receiving Legacy Advertising Packets on Primary Channel
        2. 26.8.11.2 Initiator Receiving Extended Advertising Packets on Primary Channel
        3. 26.8.11.3 Initiator Receiving Extended Advertising Packets on Secondary Channel
        4. 26.8.11.4 Automatic Window Offset Insertion
        5. 26.8.11.5 End of Initiator Commands
      12. 26.8.12 Generic Receiver Command
      13. 26.8.13 PHY Test Transmit Command
      14. 26.8.14 Whitelist Processing
      15. 26.8.15 Backoff Procedure
      16. 26.8.16 AUX Pointer Processing
      17. 26.8.17 Dynamic Change of Device Address
    9. 26.9  Immediate Commands
      1. 26.9.1 Update Advertising Payload Command
    10. 26.10 Proprietary Radio
      1. 26.10.1 Packet Formats
      2. 26.10.2 Commands
        1. 26.10.2.1 Command Data Definitions
          1. 26.10.2.1.1 Command Structures
        2. 26.10.2.2 Output Structures
        3. 26.10.2.3 Other Structures and Bit Fields
      3. 26.10.3 Interrupts
      4. 26.10.4 Data Handling
        1. 26.10.4.1 Receive Buffers
        2. 26.10.4.2 Transmit Buffers
      5. 26.10.5 Radio Operation Command Descriptions
        1. 26.10.5.1 End of Operation
        2. 26.10.5.2 Proprietary Mode Setup Command
          1. 26.10.5.2.1 IEEE 802.15.4g Packet Format
        3. 26.10.5.3 Transmitter Commands
          1. 26.10.5.3.1 Standard Transmit Command, CMD_PROP_TX
          2. 26.10.5.3.2 Advanced Transmit Command, CMD_PROP_TX_ADV
        4. 26.10.5.4 Receiver Commands
          1. 26.10.5.4.1 Standard Receive Command, CMD_PROP_RX
          2. 26.10.5.4.2 Advanced Receive Command, CMD_PROP_RX_ADV
        5. 26.10.5.5 Carrier-Sense Operation
          1. 26.10.5.5.1 Common Carrier-Sense Description
          2. 26.10.5.5.2 Carrier-Sense Command, CMD_PROP_CS
          3. 26.10.5.5.3 Sniff Mode Receiver Commands, CMD_PROP_RX_SNIFF and CMD_PROP_RX_ADV_SNIFF
      6. 26.10.6 Immediate Commands
        1. 26.10.6.1 Set Packet Length Command, CMD_PROP_SET_LEN
        2. 26.10.6.2 Restart Packet RX Command, CMD_PROP_RESTART_RX
    11. 26.11 Radio Registers
      1. 26.11.1 RFC_RAT Registers
      2. 26.11.2 RFC_DBELL Registers
      3. 26.11.3 RFC_PWR Registers
  28. 27Revision History

20.8.7 AUX_TIMER2 Registers

Table 20-135 lists the memory-mapped registers for the AUX_TIMER2 registers. All register offset addresses not listed in Table 20-135 should be considered as reserved locations and the register contents should not be modified.

Table 20-135 AUX_TIMER2 Registers
OffsetAcronymRegister NameSection
0hCTLTimer ControlSection 20.8.7.1
4hTARGETTargetSection 20.8.7.2
8hSHDWTARGETShadow TargetSection 20.8.7.3
ChCNTRCounterSection 20.8.7.4
10hPRECFGClock Prescaler ConfigurationSection 20.8.7.5
14hEVCTLEvent ControlSection 20.8.7.6
18hPULSETRIGPulse TriggerSection 20.8.7.7
80hCH0EVCFGChannel 0 Event ConfigurationSection 20.8.7.8
84hCH0CCFGChannel 0 Capture ConfigurationSection 20.8.7.9
88hCH0PCCChannel 0 Pipeline Capture CompareSection 20.8.7.10
8ChCH0CCChannel 0 Capture CompareSection 20.8.7.11
90hCH1EVCFGChannel 1 Event ConfigurationSection 20.8.7.12
94hCH1CCFGChannel 1 Capture ConfigurationSection 20.8.7.13
98hCH1PCCChannel 1 Pipeline Capture CompareSection 20.8.7.14
9ChCH1CCChannel 1 Capture CompareSection 20.8.7.15
A0hCH2EVCFGChannel 2 Event ConfigurationSection 20.8.7.16
A4hCH2CCFGChannel 2 Capture ConfigurationSection 20.8.7.17
A8hCH2PCCChannel 2 Pipeline Capture CompareSection 20.8.7.18
AChCH2CCChannel 2 Capture CompareSection 20.8.7.19
B0hCH3EVCFGChannel 3 Event ConfigurationSection 20.8.7.20
B4hCH3CCFGChannel 3 Capture ConfigurationSection 20.8.7.21
B8hCH3PCCChannel 3 Pipeline Capture CompareSection 20.8.7.22
BChCH3CCChannel 3 Capture CompareSection 20.8.7.23

Complex bit access types are encoded to fit into small table cells. Table 20-136 shows the codes that are used for access types in this section.

Table 20-136 AUX_TIMER2 Access Type Codes
Access TypeCodeDescription
Read Type
RRRead
Write Type
WWWrite
Reset or Default Value
-nValue after reset or the default value

20.8.7.1 CTL Register (Offset = 0h) [Reset = 00000000h]

CTL is shown in Table 20-137.

Return to the Summary Table.

Timer Control

Table 20-137 CTL Register Field Descriptions
BitFieldTypeResetDescription
31-7RESERVEDR0hReserved
6CH3_RESETR/W0hChannel 3 reset.
0: No effect.
1: Reset CH3CC, CH3PCC, CH3EVCFG, and CH3CCFG.
Read returns 0.
5CH2_RESETR/W0hChannel 2 reset.
0: No effect.
1: Reset CH2CC, CH2PCC, CH2EVCFG, and CH2CCFG.
Read returns 0.
4CH1_RESETR/W0hChannel 1 reset.
0: No effect.
1: Reset CH1CC, CH1PCC, CH1EVCFG, and CH1CCFG.
Read returns 0.
3CH0_RESETR/W0hChannel 0 reset.
0: No effect.
1: Reset CH0CC, CH0PCC, CH0EVCFG, and CH0CCFG.
Read returns 0.
2TARGET_ENR/W0hSelect counter target value.
You must select TARGET to use shadow target functionality.
0h = 65535
1h = TARGET.VALUE
1-0MODER/W0hTimer mode control.
The timer restarts from 0 when you set MODE to UP_ONCE, UP_PER, or UPDWN_PER.
When you write MODE all internally queued updates to [CHnCC.*] and TARGET clear.
0h = Disable timer. Updates to counter, channels, and events stop.
1h = Count up once. The timer increments from 0 to target value, then stops and sets MODE to DIS.
2h = Count up periodically. The timer increments from 0 to target value, repeatedly.
Period = (target value + 1) * timer clock period
3h = Count up and down periodically. The timer counts from 0 to target value and back to 0, repeatedly.
Period = (target value * 2) * timer clock period

20.8.7.2 TARGET Register (Offset = 4h) [Reset = 00000000h]

TARGET is shown in Table 20-138.

Return to the Summary Table.

Target
User defined counter target.

Table 20-138 TARGET Register Field Descriptions
BitFieldTypeResetDescription
31-16RESERVEDR0hReserved
15-0VALUER/W0h16 bit user defined counter target value, which is used when selected by CTL.TARGET_EN.

20.8.7.3 SHDWTARGET Register (Offset = 8h) [Reset = 00000000h]

SHDWTARGET is shown in Table 20-139.

Return to the Summary Table.

Shadow Target

Table 20-139 SHDWTARGET Register Field Descriptions
BitFieldTypeResetDescription
31-16RESERVEDR0hReserved
15-0VALUER/W0hTarget value for next counter period.
The timer copies VALUE to TARGET.VALUE when CNTR.VALUE becomes 0. The copy does not happen when you restart the timer.
This is useful to avoid period jitter in PWM applications with time-varying period, sometimes referenced as phase corrected PWM.

20.8.7.4 CNTR Register (Offset = Ch) [Reset = 00000000h]

CNTR is shown in Table 20-140.

Return to the Summary Table.

Counter

Table 20-140 CNTR Register Field Descriptions
BitFieldTypeResetDescription
31-16RESERVEDR0hReserved
15-0VALUER0h16 bit current counter value.

20.8.7.5 PRECFG Register (Offset = 10h) [Reset = 00000000h]

PRECFG is shown in Table 20-141.

Return to the Summary Table.

Clock Prescaler Configuration

Table 20-141 PRECFG Register Field Descriptions
BitFieldTypeResetDescription
31-8RESERVEDR0hReserved
7-0CLKDIVR/W0hClock division.
CLKDIV determines the timer clock frequency for counter, synchronization, and timer event updates. The timer clock frequency is the clock selected by AUX_SYSIF:TIMER2CLKCTL.SRC divided by (CLKDIV + 1). This inverse is the timer clock period.
0x00: Divide by 1.
0x01: Divide by 2.
...
0xFF: Divide by 256.

20.8.7.6 EVCTL Register (Offset = 14h) [Reset = 00000000h]

EVCTL is shown in Table 20-142.

Return to the Summary Table.

Event Control
Set and clear individual events manually. Manual update of an event takes priority over automatic channel updates to the same event. You cannot set and clear an event at the same time, such requests will be neglected.
An event can be automatically cleared, set, toggled, or pulsed by each channel, listed in decreasing order of priority. The action with highest priority happens when multiple channels want to update an event at the same time.
The four events connect to the asynchronous AUX event bus:
- Event 0 connects to AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV0.
- Event 1 connects to AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV1.
- Event 2 connects to AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV2.
- Event 3 connects to AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV3.

Table 20-142 EVCTL Register Field Descriptions
BitFieldTypeResetDescription
31-8RESERVEDR0hReserved
7EV3_SETW0hSet event 3.
Write 1 to set event 3.
6EV3_CLRW0hClear event 3.
Write 1 to clear event 3.
5EV2_SETW0hSet event 2.
Write 1 to set event 2.
4EV2_CLRW0hClear event 2.
Write 1 to clear event 2.
3EV1_SETW0hSet event 1.
Write 1 to set event 1.
2EV1_CLRW0hClear event 1.
Write 1 to clear event 1.
1EV0_SETW0hSet event 0.
Write 1 to set event 0.
0EV0_CLRW0hClear event 0.
Write 1 to clear event 0.

20.8.7.7 PULSETRIG Register (Offset = 18h) [Reset = 00000000h]

PULSETRIG is shown in Table 20-143.

Return to the Summary Table.

Pulse Trigger

Table 20-143 PULSETRIG Register Field Descriptions
BitFieldTypeResetDescription
31-1RESERVEDR0hReserved
0TRIGW0hPulse trigger.
Write 1 to generate a pulse to AUX_EVCTL:EVSTAT3.AUX_TIMER2_PULSE. Pulse width equals the duty cycle of AUX_SYSIF:TIMER2CLKCTL.SRC.

20.8.7.8 CH0EVCFG Register (Offset = 80h) [Reset = 00000000h]

CH0EVCFG is shown in Table 20-144.

Return to the Summary Table.

Channel 0 Event Configuration
This register configures channel function and enables event outputs.
Each channel has an edge-detection circuit with memory. The circuit is:
- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
- flushed while CCACT selects a capture function and you change CTL.MODE from DIS to another mode.

The flush action uses two AUX_SYSIF:TIMER2CLKCTL.SRC clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

Table 20-144 CH0EVCFG Register Field Descriptions
BitFieldTypeResetDescription
31-8RESERVEDR0hReserved
7EV3_GENR/W0hEvent 3 enable.
0: Channel 0 does not control event 3.
1: Channel 0 controls event 3.
When 0 < CCACT < 8, EV3_GEN becomes zero after a capture or compare event.
6EV2_GENR/W0hEvent 2 enable.
0: Channel 0 does not control event 2.
1: Channel 0 controls event 2.
When 0 < CCACT < 8, EV2_GEN becomes zero after a capture or compare event.
5EV1_GENR/W0hEvent 1 enable.
0: Channel 0 does not control event 1.
1: Channel 0 controls event 1.
When 0 < CCACT < 8, EV1_GEN becomes zero after a capture or compare event.
4EV0_GENR/W0hEvent 0 enable.
0: Channel 0 does not control event 0.
1: Channel 0 controls event 0.
When 0 < CCACT < 8, EV0_GEN becomes zero after a capture or compare event.
3-0CCACTR/W0hCapture-Compare action.
Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events.
0h = Disable channel.
1h = Set on capture, and then disable channel.
Channel function sequence:
- Set enabled events on capture event and copy CNTR.VALUE to CH0CC.VALUE.
- Disable channel.
Primary use scenario is to select this function before you start the timer.
Follow these steps if you need to select this function while CTL.MODE is different from DIS:
- Set CCACT to SET_ON_CAPT with no event enable.
- Configure CH0CCFG (optional).
- Wait for three timer clock periods as defined in PRECFG before you set CCACT to SET_ON_CAPT_DIS. Event enable is optional.
These steps prevent capture events caused by expired signal values in edge-detection circuit.
2h = Clear on zero, toggle on compare, and then disable channel.
Channel function sequence:
- Clear enabled events when CNTR.VALUE = 0.
- Toggle enabled events when CH0CC.VALUE = CNTR.VALUE.
- Disable channel.
Enabled events are set when CH0CC.VALUE = 0 and CNTR.VALUE = 0.
3h = Set on zero, toggle on compare, and then disable channel.
Channel function sequence:
- Set enabled events when CNTR.VALUE = 0.
- Toggle enabled events when CH0CC.VALUE = CNTR.VALUE.
- Disable channel.
Enabled events are cleared when CH0CC.VALUE = 0 and CNTR.VALUE = 0.
4h = Clear on compare, and then disable channel.
Channel function sequence:
- Clear enabled events when CH0CC.VALUE = CNTR.VALUE.
- Disable channel.
5h = Set on compare, and then disable channel.
Channel function sequence:
- Set enabled events when CH0CC.VALUE = CNTR.VALUE.
- Disable channel.
6h = Toggle on compare, and then disable channel.
Channel function sequence:
- Toggle enabled events when CH0CC.VALUE = CNTR.VALUE.
- Disable channel.
7h = Pulse on compare, and then disable channel.
Channel function sequence:
- Pulse enabled events when CH0CC.VALUE = CNTR.VALUE.
- Disable channel.
The event is high for two timer clock periods.
8h = Period and pulse width measurement.
Continuously capture period and pulse width of the signal selected by CH0CCFG.CAPT_SRC relative to the signal edge given by CH0CCFG.EDGE.
Set enabled events when CH0CC.VALUE contains signal period and CH0PCC.VALUE contains signal pulse width.
Notes:
- Make sure that you configure CH0CCFG.CAPT_SRC and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER.
- The counter restarts in the selected timer mode when CH0CC.VALUE contains the signal period.
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target.
- If you want to observe a timeout event configure another channel to SET_ON_CAPT.
Signal property requirements:
- Signal Period >= 2 * ( 1 + PRECFG.CLKDIV ) * timer clock period.
- Signal Period <= 65535 * (1 + PRECFG.CLKDIV ) * timer clock period.
- Signal low and high phase >= (1 + PRECFG.CLKDIV ) * timer clock period.
9h = Set on capture repeatedly.
Channel function sequence:
- Set enabled events on capture event and copy CNTR.VALUE to CH0CC.VALUE.
Primary use scenario is to select this function before you start the timer.
Follow these steps if you need to select this function while CTL.MODE is different from DIS:
- Select this function with no event enable.
- Configure CH0CCFG (optional).
- Wait for three timer clock periods as defined in PRECFG before you enable events.
These steps prevent capture events caused by expired signal values in edge-detection circuit.
Ah = Clear on zero, toggle on compare repeatedly.

Channel function sequence:
- Clear enabled events when CNTR.VALUE = 0.
- Toggle enabled events when CH0CC.VALUE = CNTR.VALUE.
Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by:
When CH0CC.VALUE <= TARGET.VALUE:
Duty cycle = 1 - ( CH0CC.VALUE / TARGET.VALUE ).
When CH0CC.VALUE > TARGET.VALUE:
Duty cycle = 0.
Enabled events are set when CH0CC.VALUE = 0 and CNTR.VALUE = 0.
Bh = Set on zero, toggle on compare repeatedly.
Channel function sequence:
- Set enabled events when CNTR.VALUE = 0.
- Toggle enabled events when CH0CC.VALUE = CNTR.VALUE.
Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by:
When CH0CC.VALUE <= TARGET.VALUE:
Duty cycle = CH0CC.VALUE / ( TARGET.VALUE + 1 ).
When CH0CC.VALUE > TARGET.VALUE:
Duty cycle = 1.
Enabled events are cleared when CH0CC.VALUE = 0 and CNTR.VALUE = 0.
Ch = Clear on compare repeatedly.
Channel function sequence:
- Clear enabled events when CH0CC.VALUE = CNTR.VALUE.
Dh = Set on compare repeatedly.
Channel function sequence:
- Set enabled events when CH0CC.VALUE = CNTR.VALUE.
Eh = Toggle on compare repeatedly.
Channel function sequence:
- Toggle enabled events when CH0CC.VALUE = CNTR.VALUE.
Fh = Pulse on compare repeatedly.
Channel function sequence:
- Pulse enabled events when CH0CC.VALUE = CNTR.VALUE.
The event is high for two timer clock periods.

20.8.7.9 CH0CCFG Register (Offset = 84h) [Reset = 00000000h]

CH0CCFG is shown in Table 20-145.

Return to the Summary Table.

Channel 0 Capture Configuration

Table 20-145 CH0CCFG Register Field Descriptions
BitFieldTypeResetDescription
31-7RESERVEDR0hReserved
6-1CAPT_SRCR/W0hSelect capture signal source from the asynchronous AUX event bus.
The selected signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described in CH0EVCFG
- this register is reconfigured while CTL.MODE is different from DIS.
You can avoid false capture events. When wanted channel function is:
- SET_ON_CAPT_DIS, see description for SET_ON_CAPT_DIS in CH0EVCFG.CCACT.
- SET_ON_CAPT, see description for SET_ON_CAPT in CH0EVCFG.CCACT.
- PER_PULSE_WIDTH_MEAS, see description for PER_PULSE_WIDTH_MEAS in CH0EVCFG.CCACT.
If you write a non-enumerated value the behavior is identical to NO_EVENT. The written value is returned when read.
0h = AUX_EVCTL:EVSTAT0.AUXIO0
1h = AUX_EVCTL:EVSTAT0.AUXIO1
2h = AUX_EVCTL:EVSTAT0.AUXIO2
3h = AUX_EVCTL:EVSTAT0.AUXIO3
4h = AUX_EVCTL:EVSTAT0.AUXIO4
5h = AUX_EVCTL:EVSTAT0.AUXIO5
6h = AUX_EVCTL:EVSTAT0.AUXIO6
7h = AUX_EVCTL:EVSTAT0.AUXIO7
8h = AUX_EVCTL:EVSTAT0.AUXIO8
9h = AUX_EVCTL:EVSTAT0.AUXIO9
Ah = AUX_EVCTL:EVSTAT0.AUXIO10
Bh = AUX_EVCTL:EVSTAT0.AUXIO11
Ch = AUX_EVCTL:EVSTAT0.AUXIO12
Dh = AUX_EVCTL:EVSTAT0.AUXIO13
Eh = AUX_EVCTL:EVSTAT0.AUXIO14
Fh = AUX_EVCTL:EVSTAT0.AUXIO15
10h = AUX_EVCTL:EVSTAT1.AUXIO16
11h = AUX_EVCTL:EVSTAT1.AUXIO17
12h = AUX_EVCTL:EVSTAT1.AUXIO18
13h = AUX_EVCTL:EVSTAT1.AUXIO19
14h = AUX_EVCTL:EVSTAT1.AUXIO20
15h = AUX_EVCTL:EVSTAT1.AUXIO21
16h = AUX_EVCTL:EVSTAT1.AUXIO22
17h = AUX_EVCTL:EVSTAT1.AUXIO23
18h = AUX_EVCTL:EVSTAT1.AUXIO24
19h = AUX_EVCTL:EVSTAT1.AUXIO25
1Ah = AUX_EVCTL:EVSTAT1.AUXIO26
1Bh = AUX_EVCTL:EVSTAT1.AUXIO27
1Ch = AUX_EVCTL:EVSTAT1.AUXIO28
1Dh = AUX_EVCTL:EVSTAT1.AUXIO29
1Eh = AUX_EVCTL:EVSTAT1.AUXIO30
1Fh = AUX_EVCTL:EVSTAT1.AUXIO31
20h = AUX_EVCTL:EVSTAT2.MANUAL_EV
21h = AUX_EVCTL:EVSTAT2.AON_RTC_CH2
22h = AUX_EVCTL:EVSTAT2.AON_RTC_CH2_DLY
23h = AUX_EVCTL:EVSTAT2.AON_RTC_4KHZ
24h = AUX_EVCTL:EVSTAT2.AON_BATMON_BAT_UPD
25h = AUX_EVCTL:EVSTAT2.AON_BATMON_TEMP_UPD
26h = AUX_EVCTL:EVSTAT2.SCLK_LF
27h = AUX_EVCTL:EVSTAT2.PWR_DWN
28h = AUX_EVCTL:EVSTAT2.MCU_ACTIVE
29h = AUX_EVCTL:EVSTAT2.VDDR_RECHARGE
2Ah = AUX_EVCTL:EVSTAT2.ACLK_REF
2Bh = AUX_EVCTL:EVSTAT2.MCU_EV
2Ch = AUX_EVCTL:EVSTAT2.MCU_OBSMUX0
2Dh = AUX_EVCTL:EVSTAT2.MCU_OBSMUX1
2Eh = AUX_EVCTL:EVSTAT2.AUX_COMPA
2Fh = AUX_EVCTL:EVSTAT2.AUX_COMPB
30h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV0
31h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV1
32h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV2
33h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV3
35h = AUX_EVCTL:EVSTAT3.AUX_TIMER1_EV
36h = AUX_EVCTL:EVSTAT3.AUX_TIMER0_EV
37h = AUX_EVCTL:EVSTAT3.AUX_TDC_DONE
38h = AUX_EVCTL:EVSTAT3.AUX_ISRC_RESET_N
39h = AUX_EVCTL:EVSTAT3.AUX_ADC_DONE
3Ah = AUX_EVCTL:EVSTAT3.AUX_ADC_IRQ
3Bh = AUX_EVCTL:EVSTAT3.AUX_ADC_FIFO_ALMOST_FULL
3Ch = AUX_EVCTL:EVSTAT3.AUX_ADC_FIFO_NOT_EMPTY
3Dh = AUX_EVCTL:EVSTAT3.AUX_SMPH_AUTOTAKE_DONE
3Fh = No event.
0EDGER/W0hEdge configuration.
Channel captures counter value at selected edge on signal source selected by CAPT_SRC. See CH0EVCFG.CCACT.
0h = Capture CNTR.VALUE at falling edge of CAPT_SRC.
1h = Capture CNTR.VALUE at rising edge of CAPT_SRC.

20.8.7.10 CH0PCC Register (Offset = 88h) [Reset = 00000000h]

CH0PCC is shown in Table 20-146.

Return to the Summary Table.

Channel 0 Pipeline Capture Compare

Table 20-146 CH0PCC Register Field Descriptions
BitFieldTypeResetDescription
31-16RESERVEDR0hReserved
15-0VALUER/W0hPipeline Capture Compare value.
16-bit user defined pipeline compare value or channel-updated capture value.
Compare mode:
An update of VALUE will be transferred to CH0CC.VALUE when the next CNTR.VALUE is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.
Capture mode:
When CH0EVCFG.CCACT equals PER_PULSE_WIDTH_MEAS then VALUE contains the width of the low or high phase of the selected signal. This is specified by CH0CCFG.EDGE and CH0CCFG.CAPT_SRC.

20.8.7.11 CH0CC Register (Offset = 8Ch) [Reset = 00000000h]

CH0CC is shown in Table 20-147.

Return to the Summary Table.

Channel 0 Capture Compare

Table 20-147 CH0CC Register Field Descriptions
BitFieldTypeResetDescription
31-16RESERVEDR0hReserved
15-0VALUER/W0hCapture Compare value.
16-bit user defined compare value or channel-updated capture value.
Compare mode:
VALUE is compared against CNTR.VALUE and an event is generated as specified by CH0EVCFG.CCACT when these are equal.
Capture mode:
The current counter value is stored in VALUE when a capture event occurs. CH0EVCFG.CCACT determines if VALUE is a signal period or a regular capture value.

20.8.7.12 CH1EVCFG Register (Offset = 90h) [Reset = 00000000h]

CH1EVCFG is shown in Table 20-148.

Return to the Summary Table.

Channel 1 Event Configuration
This register configures channel function and enables event outputs.
Each channel has an edge-detection circuit with memory. The circuit is:
- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
- flushed while CCACT selects a capture function and you change CTL.MODE from DIS to another mode.

The flush action uses two AUX_SYSIF:TIMER2CLKCTL.SRC clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

Table 20-148 CH1EVCFG Register Field Descriptions
BitFieldTypeResetDescription
31-8RESERVEDR0hReserved
7EV3_GENR/W0hEvent 3 enable.
0: Channel 1 does not control event 3.
1: Channel 1 controls event 3.
When 0 < CCACT < 8, EV3_GEN becomes zero after a capture or compare event.
6EV2_GENR/W0hEvent 2 enable.
0: Channel 1 does not control event 2.
1: Channel 1 controls event 2.
When 0 < CCACT < 8, EV2_GEN becomes zero after a capture or compare event.
5EV1_GENR/W0hEvent 1 enable.
0: Channel 1 does not control event 1.
1: Channel 1 controls event 1.
When 0 < CCACT < 8, EV1_GEN becomes zero after a capture or compare event.
4EV0_GENR/W0hEvent 0 enable.
0: Channel 1 does not control event 0.
1: Channel 1 controls event 0.
When 0 < CCACT < 8, EV0_GEN becomes zero after a capture or compare event.
3-0CCACTR/W0hCapture-Compare action.
Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events.
0h = Disable channel.
1h = Set on capture, and then disable channel.
Channel function sequence:
- Set enabled events on capture event and copy CNTR.VALUE to CH1CC.VALUE.
- Disable channel.
Primary use scenario is to select this function before you start the timer.
Follow these steps if you need to select this function while CTL.MODE is different from DIS:
- Set CCACT to SET_ON_CAPT with no event enable.
- Configure CH1CCFG (optional).
- Wait for three timer clock periods as defined in PRECFG before you set CCACT to SET_ON_CAPT_DIS. Event enable is optional.
These steps prevent capture events caused by expired signal values in edge-detection circuit.
2h = Clear on zero, toggle on compare, and then disable channel.
Channel function sequence:
- Clear enabled events when CNTR.VALUE = 0.
- Toggle enabled events when CH1CC.VALUE = CNTR.VALUE.
- Disable channel.
Enabled events are set when CH1CC.VALUE = 0 and CNTR.VALUE = 0.
3h = Set on zero, toggle on compare, and then disable channel.
Channel function sequence:
- Set enabled events when CNTR.VALUE = 0.
- Toggle enabled events when CH1CC.VALUE = CNTR.VALUE.
- Disable channel.
Enabled events are cleared when CH1CC.VALUE = 0 and CNTR.VALUE = 0.
4h = Clear on compare, and then disable channel.
Channel function sequence:
- Clear enabled events when CH1CC.VALUE = CNTR.VALUE.
- Disable channel.
5h = Set on compare, and then disable channel.
Channel function sequence:
- Set enabled events when CH1CC.VALUE = CNTR.VALUE.
- Disable channel.
6h = Toggle on compare, and then disable channel.
Channel function sequence:
- Toggle enabled events when CH1CC.VALUE = CNTR.VALUE.
- Disable channel.
7h = Pulse on compare, and then disable channel.
Channel function sequence:
- Pulse enabled events when CH1CC.VALUE = CNTR.VALUE.
- Disable channel.
The event is high for two timer clock periods.
8h = Period and pulse width measurement.
Continuously capture period and pulse width of the signal selected by CH1CCFG.CAPT_SRC relative to the signal edge given by CH1CCFG.EDGE.
Set enabled events when CH1CC.VALUE contains signal period and CH1PCC.VALUE contains signal pulse width.
Notes:
- Make sure that you configure CH1CCFG.CAPT_SRC and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER.
- The counter restarts in the selected timer mode when CH1CC.VALUE contains the signal period.
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target.
- If you want to observe a timeout event configure another channel to SET_ON_CAPT.
Signal property requirements:
- Signal Period >= 2 * ( 1 + PRECFG.CLKDIV ) * timer clock period.
- Signal Period <= 65535 * (1 + PRECFG.CLKDIV ) * timer clock period.
- Signal low and high phase >= (1 + PRECFG.CLKDIV ) * timer clock period.
9h = Set on capture repeatedly.
Channel function sequence:
- Set enabled events on capture event and copy CNTR.VALUE to CH1CC.VALUE.
Primary use scenario is to select this function before you start the timer.
Follow these steps if you need to select this function while CTL.MODE is different from DIS:
- Select this function with no event enable.
- Configure CH1CCFG (optional).
- Wait for three timer clock periods as defined in PRECFG before you enable events.
These steps prevent capture events caused by expired signal values in edge-detection circuit.
Ah = Clear on zero, toggle on compare repeatedly.

Channel function sequence:
- Clear enabled events when CNTR.VALUE = 0.
- Toggle enabled events when CH1CC.VALUE = CNTR.VALUE.
Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by:
When CH1CC.VALUE <= TARGET.VALUE:
Duty cycle = 1 - ( CH1CC.VALUE / TARGET.VALUE ).
When CH1CC.VALUE > TARGET.VALUE:
Duty cycle = 0.
Enabled events are set when CH1CC.VALUE = 0 and CNTR.VALUE = 0.
Bh = Set on zero, toggle on compare repeatedly.
Channel function sequence:
- Set enabled events when CNTR.VALUE = 0.
- Toggle enabled events when CH1CC.VALUE = CNTR.VALUE.
Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by:
When CH1CC.VALUE <= TARGET.VALUE:
Duty cycle = CH1CC.VALUE / ( TARGET.VALUE + 1 ).
When CH1CC.VALUE > TARGET.VALUE:
Duty cycle = 1.
Enabled events are cleared when CH1CC.VALUE = 0 and CNTR.VALUE = 0.
Ch = Clear on compare repeatedly.
Channel function sequence:
- Clear enabled events when CH1CC.VALUE = CNTR.VALUE.
Dh = Set on compare repeatedly.
Channel function sequence:
- Set enabled events when CH1CC.VALUE = CNTR.VALUE.
Eh = Toggle on compare repeatedly.
Channel function sequence:
- Toggle enabled events when CH1CC.VALUE = CNTR.VALUE.
Fh = Pulse on compare repeatedly.
Channel function sequence:
- Pulse enabled events when CH1CC.VALUE = CNTR.VALUE.
The event is high for two timer clock periods.

20.8.7.13 CH1CCFG Register (Offset = 94h) [Reset = 00000000h]

CH1CCFG is shown in Table 20-149.

Return to the Summary Table.

Channel 1 Capture Configuration

Table 20-149 CH1CCFG Register Field Descriptions
BitFieldTypeResetDescription
31-7RESERVEDR0hReserved
6-1CAPT_SRCR/W0hSelect capture signal source from the asynchronous AUX event bus.
The selected signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described in CH1EVCFG
- this register is reconfigured while CTL.MODE is different from DIS.
You can avoid false capture events. When wanted channel function is:
- SET_ON_CAPT_DIS, see description for SET_ON_CAPT_DIS in CH1EVCFG.CCACT.
- SET_ON_CAPT, see description for SET_ON_CAPT in CH1EVCFG.CCACT.
- PER_PULSE_WIDTH_MEAS, see description for PER_PULSE_WIDTH_MEAS in CH1EVCFG.CCACT.
If you write a non-enumerated value the behavior is identical to NO_EVENT. The written value is returned when read.
0h = AUX_EVCTL:EVSTAT0.AUXIO0
1h = AUX_EVCTL:EVSTAT0.AUXIO1
2h = AUX_EVCTL:EVSTAT0.AUXIO2
3h = AUX_EVCTL:EVSTAT0.AUXIO3
4h = AUX_EVCTL:EVSTAT0.AUXIO4
5h = AUX_EVCTL:EVSTAT0.AUXIO5
6h = AUX_EVCTL:EVSTAT0.AUXIO6
7h = AUX_EVCTL:EVSTAT0.AUXIO7
8h = AUX_EVCTL:EVSTAT0.AUXIO8
9h = AUX_EVCTL:EVSTAT0.AUXIO9
Ah = AUX_EVCTL:EVSTAT0.AUXIO10
Bh = AUX_EVCTL:EVSTAT0.AUXIO11
Ch = AUX_EVCTL:EVSTAT0.AUXIO12
Dh = AUX_EVCTL:EVSTAT0.AUXIO13
Eh = AUX_EVCTL:EVSTAT0.AUXIO14
Fh = AUX_EVCTL:EVSTAT0.AUXIO15
10h = AUX_EVCTL:EVSTAT1.AUXIO16
11h = AUX_EVCTL:EVSTAT1.AUXIO17
12h = AUX_EVCTL:EVSTAT1.AUXIO18
13h = AUX_EVCTL:EVSTAT1.AUXIO19
14h = AUX_EVCTL:EVSTAT1.AUXIO20
15h = AUX_EVCTL:EVSTAT1.AUXIO21
16h = AUX_EVCTL:EVSTAT1.AUXIO22
17h = AUX_EVCTL:EVSTAT1.AUXIO23
18h = AUX_EVCTL:EVSTAT1.AUXIO24
19h = AUX_EVCTL:EVSTAT1.AUXIO25
1Ah = AUX_EVCTL:EVSTAT1.AUXIO26
1Bh = AUX_EVCTL:EVSTAT1.AUXIO27
1Ch = AUX_EVCTL:EVSTAT1.AUXIO28
1Dh = AUX_EVCTL:EVSTAT1.AUXIO29
1Eh = AUX_EVCTL:EVSTAT1.AUXIO30
1Fh = AUX_EVCTL:EVSTAT1.AUXIO31
20h = AUX_EVCTL:EVSTAT2.MANUAL_EV
21h = AUX_EVCTL:EVSTAT2.AON_RTC_CH2
22h = AUX_EVCTL:EVSTAT2.AON_RTC_CH2_DLY
23h = AUX_EVCTL:EVSTAT2.AON_RTC_4KHZ
24h = AUX_EVCTL:EVSTAT2.AON_BATMON_BAT_UPD
25h = AUX_EVCTL:EVSTAT2.AON_BATMON_TEMP_UPD
26h = AUX_EVCTL:EVSTAT2.SCLK_LF
27h = AUX_EVCTL:EVSTAT2.PWR_DWN
28h = AUX_EVCTL:EVSTAT2.MCU_ACTIVE
29h = AUX_EVCTL:EVSTAT2.VDDR_RECHARGE
2Ah = AUX_EVCTL:EVSTAT2.ACLK_REF
2Bh = AUX_EVCTL:EVSTAT2.MCU_EV
2Ch = AUX_EVCTL:EVSTAT2.MCU_OBSMUX0
2Dh = AUX_EVCTL:EVSTAT2.MCU_OBSMUX1
2Eh = AUX_EVCTL:EVSTAT2.AUX_COMPA
2Fh = AUX_EVCTL:EVSTAT2.AUX_COMPB
30h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV0
31h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV1
32h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV2
33h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV3
35h = AUX_EVCTL:EVSTAT3.AUX_TIMER1_EV
36h = AUX_EVCTL:EVSTAT3.AUX_TIMER0_EV
37h = AUX_EVCTL:EVSTAT3.AUX_TDC_DONE
38h = AUX_EVCTL:EVSTAT3.AUX_ISRC_RESET_N
39h = AUX_EVCTL:EVSTAT3.AUX_ADC_DONE
3Ah = AUX_EVCTL:EVSTAT3.AUX_ADC_IRQ
3Bh = AUX_EVCTL:EVSTAT3.AUX_ADC_FIFO_ALMOST_FULL
3Ch = AUX_EVCTL:EVSTAT3.AUX_ADC_FIFO_NOT_EMPTY
3Dh = AUX_EVCTL:EVSTAT3.AUX_SMPH_AUTOTAKE_DONE
3Fh = No event.
0EDGER/W0hEdge configuration.
Channel captures counter value at selected edge on signal source selected by CAPT_SRC. See CH1EVCFG.CCACT.
0h = Capture CNTR.VALUE at falling edge of CAPT_SRC.
1h = Capture CNTR.VALUE at rising edge of CAPT_SRC.

20.8.7.14 CH1PCC Register (Offset = 98h) [Reset = 00000000h]

CH1PCC is shown in Table 20-150.

Return to the Summary Table.

Channel 1 Pipeline Capture Compare

Table 20-150 CH1PCC Register Field Descriptions
BitFieldTypeResetDescription
31-16RESERVEDR0hReserved
15-0VALUER/W0hPipeline Capture Compare value.
16-bit user defined pipeline compare value or channel-updated capture value.
Compare mode:
An update of VALUE will be transferred to CH1CC.VALUE when the next CNTR.VALUE is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.
Capture mode:
When CH1EVCFG.CCACT equals PER_PULSE_WIDTH_MEAS then VALUE contains the width of the low or high phase of the selected signal. This is specified by CH1CCFG.EDGE and CH1CCFG.CAPT_SRC.

20.8.7.15 CH1CC Register (Offset = 9Ch) [Reset = 00000000h]

CH1CC is shown in Table 20-151.

Return to the Summary Table.

Channel 1 Capture Compare

Table 20-151 CH1CC Register Field Descriptions
BitFieldTypeResetDescription
31-16RESERVEDR0hReserved
15-0VALUER/W0hCapture Compare value.
16-bit user defined compare value or channel-updated capture value.
Compare mode:
VALUE is compared against CNTR.VALUE and an event is generated as specified by CH1EVCFG.CCACT when these are equal.
Capture mode:
The current counter value is stored in VALUE when a capture event occurs. CH1EVCFG.CCACT determines if VALUE is a signal period or a regular capture value.

20.8.7.16 CH2EVCFG Register (Offset = A0h) [Reset = 00000000h]

CH2EVCFG is shown in Table 20-152.

Return to the Summary Table.

Channel 2 Event Configuration
This register configures channel function and enables event outputs.
Each channel has an edge-detection circuit with memory. The circuit is:
- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
- flushed while CCACT selects a capture function and you change CTL.MODE from DIS to another mode.

The flush action uses two AUX_SYSIF:TIMER2CLKCTL.SRC clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

Table 20-152 CH2EVCFG Register Field Descriptions
BitFieldTypeResetDescription
31-8RESERVEDR0hReserved
7EV3_GENR/W0hEvent 3 enable.
0: Channel 2 does not control event 3.
1: Channel 2 controls event 3.
When 0 < CCACT < 8, EV3_GEN becomes zero after a capture or compare event.
6EV2_GENR/W0hEvent 2 enable.
0: Channel 2 does not control event 2.
1: Channel 2 controls event 2.
When 0 < CCACT < 8, EV2_GEN becomes zero after a capture or compare event.
5EV1_GENR/W0hEvent 1 enable.
0: Channel 2 does not control event 1.
1: Channel 2 controls event 1.
When 0 < CCACT < 8, EV1_GEN becomes zero after a capture or compare event.
4EV0_GENR/W0hEvent 0 enable.
0: Channel 2 does not control event 0.
1: Channel 2 controls event 0.
When 0 < CCACT < 8, EV0_GEN becomes zero after a capture or compare event.
3-0CCACTR/W0hCapture-Compare action.
Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events.
0h = Disable channel.
1h = Set on capture, and then disable channel.
Channel function sequence:
- Set enabled events on capture event and copy CNTR.VALUE to CH2CC.VALUE.
- Disable channel.
Primary use scenario is to select this function before you start the timer.
Follow these steps if you need to select this function while CTL.MODE is different from DIS:
- Set to SET_ON_CAPT with no event enable.
- Configure CH2CCFG (optional).
- Wait for three timer clock periods as defined in PRECFG before you set to SET_ON_CAPT_DIS. Event enable is optional.
These steps prevent capture events caused by expired signal values in edge-detection circuit.
2h = Clear on zero, toggle on compare, and then disable channel.
Channel function sequence:
- Clear enabled events when CNTR.VALUE = 0.
- Toggle enabled events when CH2CC.VALUE = CNTR.VALUE.
- Disable channel.
Enabled events are set when CH2CC.VALUE = 0 and CNTR.VALUE = 0.
3h = Set on zero, toggle on compare, and then disable channel.
Channel function sequence:
- Set enabled events when CNTR.VALUE = 0.
- Toggle enabled events when CH2CC.VALUE = CNTR.VALUE.
- Disable channel.
Enabled events are cleared when CH2CC.VALUE = 0 and CNTR.VALUE = 0.
4h = Clear on compare, and then disable channel.
Channel function sequence:
- Clear enabled events when CH2CC.VALUE = CNTR.VALUE.
- Disable channel.
5h = Set on compare, and then disable channel.
Channel function sequence:
- Set enabled events when CH2CC.VALUE = CNTR.VALUE.
- Disable channel.
6h = Toggle on compare, and then disable channel.
Channel function sequence:
- Toggle enabled events when CH2CC.VALUE = CNTR.VALUE.
- Disable channel.
7h = Pulse on compare, and then disable channel.
Channel function sequence:
- Pulse enabled events when CH2CC.VALUE = CNTR.VALUE.
- Disable channel.
The event is high for two timer clock periods.
8h = Period and pulse width measurement.
Continuously capture period and pulse width of the signal selected by CH2CCFG.CAPT_SRC relative to the signal edge given by CH2CCFG.EDGE.
Set enabled events when CH2CC.VALUE contains signal period and CH2PCC.VALUE contains signal pulse width.
Notes:
- Make sure that you configure CH2CCFG.CAPT_SRC and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER.
- The counter restarts in the selected timer mode when CH2CC.VALUE contains the signal period.
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target.
- If you want to observe a timeout event configure another channel to SET_ON_CAPT.
Signal property requirements:
- Signal Period >= 2 * ( 1 + PRECFG.CLKDIV ) * timer clock period.
- Signal Period <= 65535 * (1 + PRECFG.CLKDIV ) * timer clock period.
- Signal low and high phase >= (1 + PRECFG.CLKDIV ) * timer clock period.
9h = Set on capture repeatedly.
Channel function sequence:
- Set enabled events on capture event and copy CNTR.VALUE to CH2CC.VALUE.
Primary use scenario is to select this function before you start the timer.
Follow these steps if you need to select this function while CTL.MODE is different from DIS:
- Select this function with no event enable.
- Configure CH2CCFG (optional).
- Wait for three timer clock periods as defined in PRECFG before you enable events.
These steps prevent capture events caused by expired signal values in edge-detection circuit.
Ah = Clear on zero, toggle on compare repeatedly.

Channel function sequence:
- Clear enabled events when CNTR.VALUE = 0.
- Toggle enabled events when CH2CC.VALUE = CNTR.VALUE.
Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by:
When CH2CC.VALUE <= TARGET.VALUE:
Duty cycle = 1 - ( CH2CC.VALUE / TARGET.VALUE ).
When CH2CC.VALUE > TARGET.VALUE:
Duty cycle = 0.
Enabled events are set when CH2CC.VALUE = 0 and CNTR.VALUE = 0.
Bh = Set on zero, toggle on compare repeatedly.
Channel function sequence:
- Set enabled events when CNTR.VALUE = 0.
- Toggle enabled events when CH2CC.VALUE = CNTR.VALUE.
Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by:
When CH2CC.VALUE <= TARGET.VALUE:
Duty cycle = CH2CC.VALUE / ( TARGET.VALUE + 1 ).
When CH2CC.VALUE > TARGET.VALUE:
Duty cycle = 1.
Enabled events are cleared when CH2CC.VALUE = 0 and CNTR.VALUE = 0.
Ch = Clear on compare repeatedly.
Channel function sequence:
- Clear enabled events when CH2CC.VALUE = CNTR.VALUE.
Dh = Set on compare repeatedly.
Channel function sequence:
- Set enabled events when CH2CC.VALUE = CNTR.VALUE.
Eh = Toggle on compare repeatedly.
Channel function sequence:
- Toggle enabled events when CH2CC.VALUE = CNTR.VALUE.
Fh = Pulse on compare repeatedly.
Channel function sequence:
- Pulse enabled events when CH2CC.VALUE = CNTR.VALUE.
The event is high for two timer clock periods.

20.8.7.17 CH2CCFG Register (Offset = A4h) [Reset = 00000000h]

CH2CCFG is shown in Table 20-153.

Return to the Summary Table.

Channel 2 Capture Configuration

Table 20-153 CH2CCFG Register Field Descriptions
BitFieldTypeResetDescription
31-7RESERVEDR0hReserved
6-1CAPT_SRCR/W0hSelect capture signal source from the asynchronous AUX event bus.
The selected signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described in CH2EVCFG
- this register is reconfigured while CTL.MODE is different from DIS.
You can avoid false capture events. When wanted channel function is:
- SET_ON_CAPT_DIS, see description for SET_ON_CAPT_DIS in CH2EVCFG.CCACT.
- SET_ON_CAPT, see description for SET_ON_CAPT in CH2EVCFG.CCACT.
- PER_PULSE_WIDTH_MEAS, see description for PER_PULSE_WIDTH_MEAS in CH2EVCFG.CCACT.
If you write a non-enumerated value the behavior is identical to NO_EVENT. The written value is returned when read.
0h = AUX_EVCTL:EVSTAT0.AUXIO0
1h = AUX_EVCTL:EVSTAT0.AUXIO1
2h = AUX_EVCTL:EVSTAT0.AUXIO2
3h = AUX_EVCTL:EVSTAT0.AUXIO3
4h = AUX_EVCTL:EVSTAT0.AUXIO4
5h = AUX_EVCTL:EVSTAT0.AUXIO5
6h = AUX_EVCTL:EVSTAT0.AUXIO6
7h = AUX_EVCTL:EVSTAT0.AUXIO7
8h = AUX_EVCTL:EVSTAT0.AUXIO8
9h = AUX_EVCTL:EVSTAT0.AUXIO9
Ah = AUX_EVCTL:EVSTAT0.AUXIO10
Bh = AUX_EVCTL:EVSTAT0.AUXIO11
Ch = AUX_EVCTL:EVSTAT0.AUXIO12
Dh = AUX_EVCTL:EVSTAT0.AUXIO13
Eh = AUX_EVCTL:EVSTAT0.AUXIO14
Fh = AUX_EVCTL:EVSTAT0.AUXIO15
10h = AUX_EVCTL:EVSTAT1.AUXIO16
11h = AUX_EVCTL:EVSTAT1.AUXIO17
12h = AUX_EVCTL:EVSTAT1.AUXIO18
13h = AUX_EVCTL:EVSTAT1.AUXIO19
14h = AUX_EVCTL:EVSTAT1.AUXIO20
15h = AUX_EVCTL:EVSTAT1.AUXIO21
16h = AUX_EVCTL:EVSTAT1.AUXIO22
17h = AUX_EVCTL:EVSTAT1.AUXIO23
18h = AUX_EVCTL:EVSTAT1.AUXIO24
19h = AUX_EVCTL:EVSTAT1.AUXIO25
1Ah = AUX_EVCTL:EVSTAT1.AUXIO26
1Bh = AUX_EVCTL:EVSTAT1.AUXIO27
1Ch = AUX_EVCTL:EVSTAT1.AUXIO28
1Dh = AUX_EVCTL:EVSTAT1.AUXIO29
1Eh = AUX_EVCTL:EVSTAT1.AUXIO30
1Fh = AUX_EVCTL:EVSTAT1.AUXIO31
20h = AUX_EVCTL:EVSTAT2.MANUAL_EV
21h = AUX_EVCTL:EVSTAT2.AON_RTC_CH2
22h = AUX_EVCTL:EVSTAT2.AON_RTC_CH2_DLY
23h = AUX_EVCTL:EVSTAT2.AON_RTC_4KHZ
24h = AUX_EVCTL:EVSTAT2.AON_BATMON_BAT_UPD
25h = AUX_EVCTL:EVSTAT2.AON_BATMON_TEMP_UPD
26h = AUX_EVCTL:EVSTAT2.SCLK_LF
27h = AUX_EVCTL:EVSTAT2.PWR_DWN
28h = AUX_EVCTL:EVSTAT2.MCU_ACTIVE
29h = AUX_EVCTL:EVSTAT2.VDDR_RECHARGE
2Ah = AUX_EVCTL:EVSTAT2.ACLK_REF
2Bh = AUX_EVCTL:EVSTAT2.MCU_EV
2Ch = AUX_EVCTL:EVSTAT2.MCU_OBSMUX0
2Dh = AUX_EVCTL:EVSTAT2.MCU_OBSMUX1
2Eh = AUX_EVCTL:EVSTAT2.AUX_COMPA
2Fh = AUX_EVCTL:EVSTAT2.AUX_COMPB
30h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV0
31h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV1
32h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV2
33h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV3
35h = AUX_EVCTL:EVSTAT3.AUX_TIMER1_EV
36h = AUX_EVCTL:EVSTAT3.AUX_TIMER0_EV
37h = AUX_EVCTL:EVSTAT3.AUX_TDC_DONE
38h = AUX_EVCTL:EVSTAT3.AUX_ISRC_RESET_N
39h = AUX_EVCTL:EVSTAT3.AUX_ADC_DONE
3Ah = AUX_EVCTL:EVSTAT3.AUX_ADC_IRQ
3Bh = AUX_EVCTL:EVSTAT3.AUX_ADC_FIFO_ALMOST_FULL
3Ch = AUX_EVCTL:EVSTAT3.AUX_ADC_FIFO_NOT_EMPTY
3Dh = AUX_EVCTL:EVSTAT3.AUX_SMPH_AUTOTAKE_DONE
3Fh = No event.
0EDGER/W0hEdge configuration.
Channel captures counter value at selected edge on signal source selected by CAPT_SRC. See CH2EVCFG.CCACT.
0h = Capture CNTR.VALUE at falling edge of CAPT_SRC.
1h = Capture CNTR.VALUE at rising edge of CAPT_SRC.

20.8.7.18 CH2PCC Register (Offset = A8h) [Reset = 00000000h]

CH2PCC is shown in Table 20-154.

Return to the Summary Table.

Channel 2 Pipeline Capture Compare

Table 20-154 CH2PCC Register Field Descriptions
BitFieldTypeResetDescription
31-16RESERVEDR0hReserved
15-0VALUER/W0hPipeline Capture Compare value.
16-bit user defined pipeline compare value or channel-updated capture value.
Compare mode:
An update of VALUE will be transferred to CH2CC.VALUE when the next CNTR.VALUE is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.
Capture mode:
When CH2EVCFG.CCACT equals PER_PULSE_WIDTH_MEAS then VALUE contains the width of the low or high phase of the selected signal. This is specified by CH2CCFG.EDGE and CH2CCFG.CAPT_SRC.

20.8.7.19 CH2CC Register (Offset = ACh) [Reset = 00000000h]

CH2CC is shown in Table 20-155.

Return to the Summary Table.

Channel 2 Capture Compare

Table 20-155 CH2CC Register Field Descriptions
BitFieldTypeResetDescription
31-16RESERVEDR0hReserved
15-0VALUER/W0hCapture Compare value.
16-bit user defined compare value or channel-updated capture value.
Compare mode:
VALUE is compared against CNTR.VALUE and an event is generated as specified by CH2EVCFG.CCACT when these are equal.
Capture mode:
The current counter value is stored in VALUE when a capture event occurs. CH2EVCFG.CCACT determines if VALUE is a signal period or a regular capture value.

20.8.7.20 CH3EVCFG Register (Offset = B0h) [Reset = 00000000h]

CH3EVCFG is shown in Table 20-156.

Return to the Summary Table.

Channel 3 Event Configuration
This register configures channel function and enables event outputs.
Each channel has an edge-detection circuit with memory. The circuit is:
- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
- flushed while CCACT selects a capture function and you change CTL.MODE from DIS to another mode.

The flush action uses two AUX_SYSIF:TIMER2CLKCTL.SRC clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

Table 20-156 CH3EVCFG Register Field Descriptions
BitFieldTypeResetDescription
31-8RESERVEDR0hReserved
7EV3_GENR/W0hEvent 3 enable.
0: Channel 3 does not control event 3.
1: Channel 3 controls event 3.
When 0 < CCACT < 8, EV3_GEN becomes zero after a capture or compare event.
6EV2_GENR/W0hEvent 2 enable.
0: Channel 3 does not control event 2.
1: Channel 3 controls event 2.
When 0 < CCACT < 8, EV2_GEN becomes zero after a capture or compare event.
5EV1_GENR/W0hEvent 1 enable.
0: Channel 3 does not control event 1.
1: Channel 3 controls event 1.
When 0 < CCACT < 8, EV1_GEN becomes zero after a capture or compare event.
4EV0_GENR/W0hEvent 0 enable.
0: Channel 3 does not control event 0.
1: Channel 3 controls event 0.
When 0 < CCACT < 8, EV0_GEN becomes zero after a capture or compare event.
3-0CCACTR/W0hCapture-Compare action.
Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events.
0h = Disable channel.
1h = Set on capture, and then disable channel.
Channel function sequence:
- Set enabled events on capture event and copy CNTR.VALUE to CH3CC.VALUE.
- Disable channel.
Primary use scenario is to select this function before you start the timer.
Follow these steps if you need to select this function while CTL.MODE is different from DIS:
- Set CCACT to SET_ON_CAPT with no event enable.
- Configure CH3CCFG (optional).
- Wait for three timer clock periods as defined in PRECFG before you set CCACT to SET_ON_CAPT_DIS. Event enable is optional.
These steps prevent capture events caused by expired signal values in edge-detection circuit.
2h = Clear on zero, toggle on compare, and then disable channel.
Channel function sequence:
- Clear enabled events when CNTR.VALUE = 0.
- Toggle enabled events when CH3CC.VALUE = CNTR.VALUE.
- Disable channel.
Enabled events are set when CH3CC.VALUE = 0 and CNTR.VALUE = 0.
3h = Set on zero, toggle on compare, and then disable channel.
Channel function sequence:
- Set enabled events when CNTR.VALUE = 0.
- Toggle enabled events when CH3CC.VALUE = CNTR.VALUE.
- Disable channel.
Enabled events are cleared when CH3CC.VALUE = 0 and CNTR.VALUE = 0.
4h = Clear on compare, and then disable channel.
Channel function sequence:
- Clear enabled events when CH3CC.VALUE = CNTR.VALUE.
- Disable channel.
5h = Set on compare, and then disable channel.
Channel function sequence:
- Set enabled events when CH3CC.VALUE = CNTR.VALUE.
- Disable channel.
6h = Toggle on compare, and then disable channel.
Channel function sequence:
- Toggle enabled events when CH3CC.VALUE = CNTR.VALUE.
- Disable channel.
7h = Pulse on compare, and then disable channel.
Channel function sequence:
- Pulse enabled events when CH3CC.VALUE = CNTR.VALUE.
- Disable channel.
The event is high for two timer clock periods.
8h = Period and pulse width measurement.
Continuously capture period and pulse width of the signal selected by CH3CCFG.CAPT_SRC relative to the signal edge given by CH3CCFG.EDGE.
Set enabled events when CH3CC.VALUE contains signal period and CH3PCC.VALUE contains signal pulse width.
Notes:
- Make sure that you configure CH3CCFG.CAPT_SRC and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER.
- The counter restarts in the selected timer mode when CH3CC.VALUE contains the signal period.
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target.
- If you want to observe a timeout event configure another channel to SET_ON_CAPT.
Signal property requirements:
- Signal Period >= 2 * ( 1 + PRECFG.CLKDIV ) * timer clock period.
- Signal Period <= 65535 * (1 + PRECFG.CLKDIV ) * timer clock period.
- Signal low and high phase >= (1 + PRECFG.CLKDIV ) * timer clock period.
9h = Set on capture repeatedly.
Channel function sequence:
- Set enabled events on capture event and copy CNTR.VALUE to CH3CC.VALUE.
Primary use scenario is to select this function before you start the timer.
Follow these steps if you need to select this function while CTL.MODE is different from DIS:
- Select this function with no event enable.
- Configure CH3CCFG (optional).
- Wait for three timer clock periods as defined in PRECFG before you enable events.
These steps prevent capture events caused by expired signal values in edge-detection circuit.
Ah = Clear on zero, toggle on compare repeatedly.

Channel function sequence:
- Clear enabled events when CNTR.VALUE = 0.
- Toggle enabled events when CH3CC.VALUE = CNTR.VALUE.
Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by:
When CH3CC.VALUE <= TARGET.VALUE:
Duty cycle = 1 - ( CH3CC.VALUE / TARGET.VALUE ).
When CH3CC.VALUE > TARGET.VALUE:
Duty cycle = 0.
Enabled events are set when CH3CC.VALUE = 0 and CNTR.VALUE = 0.
Bh = Set on zero, toggle on compare repeatedly.
Channel function sequence:
- Set enabled events when CNTR.VALUE = 0.
- Toggle enabled events when CH3CC.VALUE = CNTR.VALUE.
Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by:
When CH3CC.VALUE <= TARGET.VALUE:
Duty cycle = CH3CC.VALUE / ( TARGET.VALUE + 1 ).
When CH3CC.VALUE > TARGET.VALUE:
Duty cycle = 1.
Enabled events are cleared when CH3CC.VALUE = 0 and CNTR.VALUE = 0.
Ch = Clear on compare repeatedly.
Channel function sequence:
- Clear enabled events when CH3CC.VALUE = CNTR.VALUE.
Dh = Set on compare repeatedly.
Channel function sequence:
- Set enabled events when CH3CC.VALUE = CNTR.VALUE.
Eh = Toggle on compare repeatedly.
Channel function sequence:
- Toggle enabled events when CH3CC.VALUE = CNTR.VALUE.
Fh = Pulse on compare repeatedly.
Channel function sequence:
- Pulse enabled events when CH3CC.VALUE = CNTR.VALUE.
The event is high for two timer clock periods.

20.8.7.21 CH3CCFG Register (Offset = B4h) [Reset = 00000000h]

CH3CCFG is shown in Table 20-157.

Return to the Summary Table.

Channel 3 Capture Configuration

Table 20-157 CH3CCFG Register Field Descriptions
BitFieldTypeResetDescription
31-7RESERVEDR0hReserved
6-1CAPT_SRCR/W0hSelect capture signal source from the asynchronous AUX event bus.
The selected signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described in CH3EVCFG
- this register is reconfigured while CTL.MODE is different from DIS.
You can avoid false capture events. When wanted channel function:
- SET_ON_CAPT_DIS, see description for SET_ON_CAPT_DIS in CH3EVCFG.CCACT.
- SET_ON_CAPT, see description for SET_ON_CAPT in CH3EVCFG.CCACT.
- PER_PULSE_WIDTH_MEAS, see description for PER_PULSE_WIDTH_MEAS in CH3EVCFG.CCACT.
If you write a non-enumerated value the behavior is identical to NO_EVENT. The written value is returned when read.
0h = AUX_EVCTL:EVSTAT0.AUXIO0
1h = AUX_EVCTL:EVSTAT0.AUXIO1
2h = AUX_EVCTL:EVSTAT0.AUXIO2
3h = AUX_EVCTL:EVSTAT0.AUXIO3
4h = AUX_EVCTL:EVSTAT0.AUXIO4
5h = AUX_EVCTL:EVSTAT0.AUXIO5
6h = AUX_EVCTL:EVSTAT0.AUXIO6
7h = AUX_EVCTL:EVSTAT0.AUXIO7
8h = AUX_EVCTL:EVSTAT0.AUXIO8
9h = AUX_EVCTL:EVSTAT0.AUXIO9
Ah = AUX_EVCTL:EVSTAT0.AUXIO10
Bh = AUX_EVCTL:EVSTAT0.AUXIO11
Ch = AUX_EVCTL:EVSTAT0.AUXIO12
Dh = AUX_EVCTL:EVSTAT0.AUXIO13
Eh = AUX_EVCTL:EVSTAT0.AUXIO14
Fh = AUX_EVCTL:EVSTAT0.AUXIO15
10h = AUX_EVCTL:EVSTAT1.AUXIO16
11h = AUX_EVCTL:EVSTAT1.AUXIO17
12h = AUX_EVCTL:EVSTAT1.AUXIO18
13h = AUX_EVCTL:EVSTAT1.AUXIO19
14h = AUX_EVCTL:EVSTAT1.AUXIO20
15h = AUX_EVCTL:EVSTAT1.AUXIO21
16h = AUX_EVCTL:EVSTAT1.AUXIO22
17h = AUX_EVCTL:EVSTAT1.AUXIO23
18h = AUX_EVCTL:EVSTAT1.AUXIO24
19h = AUX_EVCTL:EVSTAT1.AUXIO25
1Ah = AUX_EVCTL:EVSTAT1.AUXIO26
1Bh = AUX_EVCTL:EVSTAT1.AUXIO27
1Ch = AUX_EVCTL:EVSTAT1.AUXIO28
1Dh = AUX_EVCTL:EVSTAT1.AUXIO29
1Eh = AUX_EVCTL:EVSTAT1.AUXIO30
1Fh = AUX_EVCTL:EVSTAT1.AUXIO31
20h = AUX_EVCTL:EVSTAT2.MANUAL_EV
21h = AUX_EVCTL:EVSTAT2.AON_RTC_CH2
22h = AUX_EVCTL:EVSTAT2.AON_RTC_CH2_DLY
23h = AUX_EVCTL:EVSTAT2.AON_RTC_4KHZ
24h = AUX_EVCTL:EVSTAT2.AON_BATMON_BAT_UPD
25h = AUX_EVCTL:EVSTAT2.AON_BATMON_TEMP_UPD
26h = AUX_EVCTL:EVSTAT2.SCLK_LF
27h = AUX_EVCTL:EVSTAT2.PWR_DWN
28h = AUX_EVCTL:EVSTAT2.MCU_ACTIVE
29h = AUX_EVCTL:EVSTAT2.VDDR_RECHARGE
2Ah = AUX_EVCTL:EVSTAT2.ACLK_REF
2Bh = AUX_EVCTL:EVSTAT2.MCU_EV
2Ch = AUX_EVCTL:EVSTAT2.MCU_OBSMUX0
2Dh = AUX_EVCTL:EVSTAT2.MCU_OBSMUX1
2Eh = AUX_EVCTL:EVSTAT2.AUX_COMPA
2Fh = AUX_EVCTL:EVSTAT2.AUX_COMPB
30h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV0
31h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV1
32h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV2
33h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV3
35h = AUX_EVCTL:EVSTAT3.AUX_TIMER1_EV
36h = AUX_EVCTL:EVSTAT3.AUX_TIMER0_EV
37h = AUX_EVCTL:EVSTAT3.AUX_TDC_DONE
38h = AUX_EVCTL:EVSTAT3.AUX_ISRC_RESET_N
39h = AUX_EVCTL:EVSTAT3.AUX_ADC_DONE
3Ah = AUX_EVCTL:EVSTAT3.AUX_ADC_IRQ
3Bh = AUX_EVCTL:EVSTAT3.AUX_ADC_FIFO_ALMOST_FULL
3Ch = AUX_EVCTL:EVSTAT3.AUX_ADC_FIFO_NOT_EMPTY
3Dh = AUX_EVCTL:EVSTAT3.AUX_SMPH_AUTOTAKE_DONE
3Fh = No event.
0EDGER/W0hEdge configuration.
Channel captures counter value at selected edge on signal source selected by CAPT_SRC. See CH3EVCFG.CCACT.
0h = Capture CNTR.VALUE at falling edge of CAPT_SRC.
1h = Capture CNTR.VALUE at rising edge of CAPT_SRC.

20.8.7.22 CH3PCC Register (Offset = B8h) [Reset = 00000000h]

CH3PCC is shown in Table 20-158.

Return to the Summary Table.

Channel 3 Pipeline Capture Compare

Table 20-158 CH3PCC Register Field Descriptions
BitFieldTypeResetDescription
31-16RESERVEDR0hReserved
15-0VALUER/W0hPipeline Capture Compare value.
16-bit user defined pipeline compare value or channel-updated capture value.
Compare mode:
An update of VALUE will be transferred to CH3CC.VALUE when the next CNTR.VALUE is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.
Capture mode:
When CH3EVCFG.CCACT equals PER_PULSE_WIDTH_MEAS then VALUE contains the width of the low or high phase of the selected signal. This is specified by CH3CCFG.EDGE and CH3CCFG.CAPT_SRC.

20.8.7.23 CH3CC Register (Offset = BCh) [Reset = 00000000h]

CH3CC is shown in Table 20-159.

Return to the Summary Table.

Channel 3 Capture Compare

Table 20-159 CH3CC Register Field Descriptions
BitFieldTypeResetDescription
31-16RESERVEDR0hReserved
15-0VALUER/W0hCapture Compare value.
16-bit user defined compare value or channel-updated capture value.
Compare mode:
VALUE is compared against CNTR.VALUE and an event is generated as specified by CH3EVCFG.CCACT when these are equal.
Capture mode:
The current counter value is stored in VALUE when a capture event occurs. CH3EVCFG.CCACT determines if VALUE is a signal period or a regular capture value.