A newer version of this product is available
TPS3808
- Power-on reset generator with adjustable delay time: 1.25 ms to 10 s
- Very low quiescent current: 2.4 µA typical
- High threshold accuracy: 0.5% typical
- Fixed threshold voltages for standard voltage rails from 0.9 V to 5 V and adjustable voltage down to 0.4 V are available
- Manual reset ( MR) input
- Open-drain RESET output
- Temperature range: –40°C to 125°C
- Small SOT-23 and 2-mm × 2-mm WSON packages
The TPS3808 family of microprocessor supervisory circuits monitors system voltages from 0.4 V to 5 V, asserting an open-drain RESET signal when the SENSE voltage drops below a preset threshold or when the manual reset ( MR) pin drops to a logic low. The RESET output remains low for the user-adjustable delay time after the SENSE voltage and manual reset ( MR) return above the respective thresholds.
The TPS3808 device uses a precision reference to achieve 0.5% threshold accuracy for VIT ≤ 3.3 V. The reset delay time can be set to 20 ms by disconnecting the CT pin, 300 ms by connecting the CT pin to VDD using a resistor, or can be user-adjusted between 1.25 ms and 10 s by connecting the CT pin to an external capacitor. The TPS3808 device has a very low typical quiescent current of 2.4 µA, so it is well-suited to battery-powered applications. It is available in the SOT-23 and 2-mm × 2-mm WSON packages, and is fully specified over a temperature range of –40°C to 125°C (TJ).
Similar products you might be interested in
Same functionality with different pin-out to the compared device
Technical documentation
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
SN65DSI83Q1-EVM — MIPI® DSI to LVDS bridge & FlatLink™ integrated circuit evaluation module
SN65DSI85EVM — SN65DSI85 dual-channel MIPI® DSI to dual-link FlatLink™ LVDS bridge evaluation module
SN65DSI85Q1-EVM — Dual-Channel MIPI® DSI to Dual-Link FlatLink™ LVDS Bridge Evaluation Module
TDP158RSBEVM — 6-Gbps AC-coupled to TMDS & HDMI™ redriver evaluation module
TPS3808G01DBVEVM — Evaluation Module for TPS3808G01 Low Quiescent Current, Programmable-Delay Supervisory Circuit
The TPS3808G01DBVEVM is a fully assembled and tested circuit for evaluating the TPS3808G01 low quiescent current (IQ), programmable-delay supervisory circuit IC in the DBV or 6-pin SOT-23 package.
BEAGLE-3P-BBONE-AI — BeagleBone® AI AM5729 development board for embedded Artificial Intelligence
Built on the proven BeagleBoard.org® open source Linux approach, BeagleBone® AI fills the gap between small SBCs and more powerful industrial computers. Based on the Texas Instruments, Sitara™ AM5729 processor, developers have access to a highly integrated and (...)
EVMK2GX — 66AK2Gx 1GHz evaluation module
The EVMK2GX (also known as "K2G") 1GHz evaluation module (EVM) enables developers to immediately start evaluating the 66AK2Gx processor family, and to accelerate the development of audio, industrial motor control, smart grid protection and other high reliability, real-time compute intensive (...)
EVMK2GXS — 66AK2Gx (K2G) 1GHz High-Secure Evaluation Module
The K2G 1GHz High Secure Evaluation Module (EVM) enables developers to start evaluating and testing the programming of the high secure developmental version of the 66AK2Gx processor, and to accelerate the next stage of secure boot product development of audio and industrial real (...)
SPRCA41 — G3 Data Concentrator Development Package Software (v4.5.0.10)
TPS3808G01 TINA-TI Transient Reference Design
TPS3808G01 Unencrypted PSpice Transient Model Package (Rev. B)
Using the TMS320C6657 to Implement Efficient OPUS Codec Solution BOM
Using the TMS320C6657 to Implement Efficient OPUS Codec Solution CAD Files
Using the TMS320C6657 to Implement Efficient OPUS Codec Solution Gerber
Using the TMS320C6657 to Implement Efficient OPUS Codec Solution PCB
Using the TMS320C6657 to Implement Efficient OPUS Codec Solution Schematic
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
TIDEP-01017 — Cascade imaging radar capture reference design using Jacinto™ ADAS processor
TIDA-050034 — Integrated power supply reference design for NXP i.MX 7D processor
The hardware design consists of DDR3L SDRAM (2x512MB), 64MB Serial NOR Flash, 8GB eMMC 5.0 iNAND, SD Card interface v3.0, 50 pin LCD Connector for external TFT display (...)
TIDA-00847 — Size and Cost Optimized Binary Module Reference Design Using Digital Isolator with Integrated Power
TIDA-010011 — High efficiency power supply architecture reference design for protection relay processor module
PMP20859 — Dual-input redundant PoE PD with smooth transition reference design
TIDA-01214 — Isolated, High-Accuracy Analog Input Module Reference Design Using 16-Bit ADC and Digital Isolator
TIDA-050001 — HDMI 2.0 ESD Protection Reference Design
TIDEP0046 — Monte-Carlo Simulation on AM57x Using OpenCL for DSP Acceleration Reference Design
TIDEP0047 — Power and Thermal Design Considerations Using TI's AM57x Processor Reference Design
TIDEP0036 — Reference Design using TMS320C6657 to Implement Efficient OPUS Codec Solution
Package | Pins | Download |
---|---|---|
SOT-23 (DBV) | 6 | View options |
WSON (DRV) | 6 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.