Product details

Frequency (Min) (MHz) 300 Frequency (Max) (MHz) 4800 I/Q input common-mode voltage (Typ) 1.7 PLL/VCO Yes P1dB (Typ) (dBm) 12 Output IP3 (Typ) (dBm) 26 Noise floor (Typ) (dBm/Hz) -163 Unadjusted carrier suppression (Typ) (dBm) -40 Unadjusted sideband suppression (Typ) (dBc) -40 Rating Catalog
Frequency (Min) (MHz) 300 Frequency (Max) (MHz) 4800 I/Q input common-mode voltage (Typ) 1.7 PLL/VCO Yes P1dB (Typ) (dBm) 12 Output IP3 (Typ) (dBm) 26 Noise floor (Typ) (dBm/Hz) -163 Unadjusted carrier suppression (Typ) (dBm) -40 Unadjusted sideband suppression (Typ) (dBc) -40 Rating Catalog
VQFN (RGZ) 48 49 mm² 7 x 7
  • Fully Integrated PLL/VCO and IQ Modulator
  • LO Frequency from 300 MHz to 4.8 GHz
  • 76-dBc Single-Carrier WCDMA ACPR at –8-dBm
    Channel Power
  • OIP3 of 26 dBm
  • P1dB of 11.5 dBm
  • Integer/Fractional PLL
  • Phase Noise –132 dBc/Hz
    (at 1 MHz, fVCO of 2.3 GHz)
  • Low Noise Floor: –160 dBm/Hz
  • Input Reference Frequency Range: Up to
    160 MHz
  • VCO Frequency Divided by 1-2-4-8 Output
  • APPLICATIONS
    • Wireless Infrastructure
      • CDMA: IS95, UMTS, CDMA2000,
        TD-SCDMA
      • TDMA: GSM, IS-136, EDGE/UWC-136
      • LTE
    • Wireless Local Loop
    • Point-to-Point Wireless Access
    • Wireless MAN Wideband Transceivers

All other trademarks are the property of their respective owners

  • Fully Integrated PLL/VCO and IQ Modulator
  • LO Frequency from 300 MHz to 4.8 GHz
  • 76-dBc Single-Carrier WCDMA ACPR at –8-dBm
    Channel Power
  • OIP3 of 26 dBm
  • P1dB of 11.5 dBm
  • Integer/Fractional PLL
  • Phase Noise –132 dBc/Hz
    (at 1 MHz, fVCO of 2.3 GHz)
  • Low Noise Floor: –160 dBm/Hz
  • Input Reference Frequency Range: Up to
    160 MHz
  • VCO Frequency Divided by 1-2-4-8 Output
  • APPLICATIONS
    • Wireless Infrastructure
      • CDMA: IS95, UMTS, CDMA2000,
        TD-SCDMA
      • TDMA: GSM, IS-136, EDGE/UWC-136
      • LTE
    • Wireless Local Loop
    • Point-to-Point Wireless Access
    • Wireless MAN Wideband Transceivers

All other trademarks are the property of their respective owners

TRF372017 is a high-performance, direct up-conversion device, integrating a high-linearity, low-noise IQ modulator and an integer-fractional PLL/VCO. The VCO uses integrated frequency dividers to achieve a wide, continuous tuning range of 300 MHz to 4800 MHz. The LO is available as an output with independent frequency dividers. The device also accepts input from an external LO or VCO. The modulator baseband inputs can be biased either internally or externally. Internal DC offset adjustment enables carrier cancellation. The device is controlled through a 3-wire serial programming interface (SPI). A control pin invokes power-save mode to reduce power consumption while keeping the VCO locked for fast start-up.

TRF372017 is a high-performance, direct up-conversion device, integrating a high-linearity, low-noise IQ modulator and an integer-fractional PLL/VCO. The VCO uses integrated frequency dividers to achieve a wide, continuous tuning range of 300 MHz to 4800 MHz. The LO is available as an output with independent frequency dividers. The device also accepts input from an external LO or VCO. The modulator baseband inputs can be biased either internally or externally. Internal DC offset adjustment enables carrier cancellation. The device is controlled through a 3-wire serial programming interface (SPI). A control pin invokes power-save mode to reduce power consumption while keeping the VCO locked for fast start-up.

Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 13
Type Title Date
* Data sheet TRF372017 Integrated IQ Modulator PLL/VCO datasheet (Rev. E) PDF | HTML 11 Jan 2016
Technical article Can a clock generator act as a jitter cleaner? 23 Mar 2017
Technical article Don’t let bad reference signals destroy the phase noise in your PLL/synthesizer 10 Jan 2017
Technical article What to do when your PLL does not lock 12 Jul 2016
Technical article Issues with jitter, phase noise, lock time or spurs? Check the loop-filter bandwidth of your PLL 06 Jun 2016
Application note Characterization Report for FMC30RF 18 Sep 2014
Design guide Analog Interfacing Networks for DAC348x and Modulators (TIDA-00077) (Rev. A) 14 Aug 2013
Application note Supply Noise Effect on Oscillator Phase Noise 22 Nov 2011
User guide TSW3725 Evaluation Module 25 Oct 2011
Application note TRF372017 Noise Analysis (Rev. A) 07 Oct 2011
EVM User's guide TRF372017EVM User's Guide (Rev. A) 11 Nov 2010
Application note LO Harmonic Effect of I/Q Modulator Sideband Suppression 10 May 2010
Application note Fractional/Integer-N PLL Basics 13 May 1998

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

DAC3283EVM — DAC3283 Dual-Channel, 16-Bit, 800-MSPS, 1x-4x Interpolating Digital-to-Analog Evaluation Module

The DAC3283EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' dual-channel 16-bit 800 MSPS DAC3283 digital-to-analog converter (DAC) with 8-byte wide DDR LVDS data input, integrated 2x/4x interpolation filters and exceptional linearity at high IFs. The (...)

Not available on TI.com
Evaluation board

DAC3482EVM — DAC3482 Dual-Channel, 16-Bit, 1.25-GSPS Digital-to-Analog Converter Evaluation Module

The DAC3482EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' two-channel, ultra-low power, 16-bit, 1.25 GSPS DAC3482 digital-to-analog converter (DAC) with 16-bit or 8-bit wide DDR LVDS data input, integrated 2x/4x/8x/16x interpolation filters, 32-bit (...)

User guide: PDF
Not available on TI.com
Evaluation board

DAC3484EVM — DAC3484 Quad-Channel, 16-Bit, 1.25-GSPS Digital-to-Analog Converter Evaluation Module

The DAC3484EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' four-channel, ultra-low power, 16-bit, 1.25 GSPS DAC3484 digital-to-analog converter (DAC) with 16-bit or 8-bit wide DDR LVDS data input, integrated 2x/4x/8x/16x interpolation filters, 32-bit (...)

User guide: PDF
Not available on TI.com
Evaluation board

DAC34H84EVM — DAC34H84 Quad-Channel, 16-Bit, 1.25-GSPS Digital-to-Analog Converter Evaluation Module

The DAC34H84EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' four-channel, ultra-low power, 16-bit, 1.25 GSPS DAC34H84 digital-to-analog converter (DAC) with 32-bit wide DDR LVDS data input, integrated 2x/4x/8x/16x interpolation filters, 32-bit NCO and (...)

User guide: PDF
Not available on TI.com
Evaluation board

DAC34SH84EVM — DAC34SH84 Quad-Channel, 16-Bit, 1.5-GSPS Digital-to-Analog Converter Evaluation Module

The DAC34SH84EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' four-channel, ultra-low power, 16-bit, 1.5 GSPS DAC34SH84 digital-to-analog converter (DAC) with 32-bit wide DDR LVDS data input, integrated 2x/4x/8x/16x interpolation filters, 32-bit NCO and (...)

User guide: PDF
Not available on TI.com
Evaluation board

TRF372017EVM — TRF372017 Evaluation Module

The TRF372017EVM is the evaluation module (EVM) designed for testing the performance of the TRF372017 high-performance, integrated quadrature modulator device. The TRF372017 is a direct up-conversion RF device which integrates a highly-linear, low-noise IQ modulator and a wideband (...)
Not available on TI.com
GUI for evaluation module (EVM)

TRF372017EVM Design Files

SLWC095.ZIP (1014 KB)
GUI for evaluation module (EVM)

TRF372017 EVM GUI (Rev. B)

SLWC100B.ZIP (131738 KB)
Plug-in

ABACO-3P-FMC30RFFPGA — Abaco Systems® FMC30RF FPGA mezzanine card

The FMC30RF is an FMC daughter card which is fully compliant with the VITA 57.1 FMC standard. The FMC30RF offers in a small footprint, a low power and fully featured Rx/Tx signal path for the development of advanced RF solutions. With a frequency range coverage from 400 MHz to 3.0 GHz and up to 30 (...)
From: Abaco Systems
Reference designs

TIDA-00068 — Basestation Transceiver with DPD Feedback Path

The design is for a small cell base station development platform.  It provides two real receive paths, two complex transmit paths, and a shared real feedback path.  This design has macro basestation performance, but with small cell base station footprint.  The current design handles (...)
Schematic: PDF
Package Pins Download
VQFN (RGZ) 48 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos