Home Logic & voltage translation Voltage translators & level shifters Auto-direction voltage translators
Home
Logic & voltage translation
Voltage translators & level shifters
Auto-direction voltage translators

TXB0108

ACTIVE

8-Bit Bidirectional Voltage-Level Shifter with Auto Direction Sensing and +/-15-kV ESD Protect

Order now
Data sheet

TXB0108

ACTIVE
Data sheet Order now

Product details

Technology Family TXB Applications GPIO Bits (#) 8 High input voltage (Min) (Vih) 0.78 High input voltage (Max) (Vih) 5.5 Vout (Min) (V) 1.2 Vout (Max) (V) 5.5 IOH (Max) (mA) -0.02 IOL (Max) (mA) 0.02 Rating Catalog
Technology Family TXB Applications GPIO Bits (#) 8 High input voltage (Min) (Vih) 0.78 High input voltage (Max) (Vih) 5.5 Vout (Min) (V) 1.2 Vout (Max) (V) 5.5 IOH (Max) (mA) -0.02 IOL (Max) (mA) 0.02 Rating Catalog
DSBGA (YZP) 20 0 mm² 1.928 x 2.428 NFBGA (NME) 20 8 mm² 2.5 x 3 SON (DQS) 20 8 mm² 2 x 4 TSSOP (PW) 20 29 mm² 4.4 x 6.5 VQFN (RGY) 20 16 mm² 3.5 x 4.5 VQFN (RGY) 20 16 mm² 4.5 x 3.5
  • 1.2 V to 3.6 V on A Port and 1.65 V to 5.5 V on B Port (VCCA ≤ VCCB)
  • VCC Isolation Feature – If Either VCC Input Is at GND, All Outputs Are in the High-Impedance State
  • OE Input Circuit Referenced to VCCA
  • Low Power Consumption, 4-µA Max ICC
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • A Port
      • 2000-V Human-Body Model (A114-B)
      • 1000-V Charged-Device Model (C101)
    • B Port
      • ±15-kV Human-Body Model (A114-B)
      • ±8-kV Human-Body Model (A114-B) (YZP Package Only)
      • 1000-V Charged-Device Model (C101)
  • 1.2 V to 3.6 V on A Port and 1.65 V to 5.5 V on B Port (VCCA ≤ VCCB)
  • VCC Isolation Feature – If Either VCC Input Is at GND, All Outputs Are in the High-Impedance State
  • OE Input Circuit Referenced to VCCA
  • Low Power Consumption, 4-µA Max ICC
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • A Port
      • 2000-V Human-Body Model (A114-B)
      • 1000-V Charged-Device Model (C101)
    • B Port
      • ±15-kV Human-Body Model (A114-B)
      • ±8-kV Human-Body Model (A114-B) (YZP Package Only)
      • 1000-V Charged-Device Model (C101)

This 8-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes. VCCA should not exceed VCCB.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.

The TXB0108 is designed so that the OE input circuit is supplied by VCCA.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power-up or power-down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

This 8-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes. VCCA should not exceed VCCB.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.

The TXB0108 is designed so that the OE input circuit is supplied by VCCA.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power-up or power-down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.
open-in-new Find other Auto-direction voltage translators
Download

Similar products you might be interested in

open-in-new Compare products
Same functionality with different pin-out to the compared device.
TXB0104 ACTIVE 4-Bit Bidirectional Voltage-Level Shifter with Auto Direction Sensing and +/-15 kV ESD Protect Same function for 4-channel voltage translator

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 7
Type Title Date
* Data sheet TXB0108 8-Bit Bidirectional Voltage-Level Translator with Auto-Direction Sensing and ±15-kV ESD Protection datasheet (Rev. H) 25 Aug 2020
Selection guide Voltage Translation Buying Guide (Rev. A) 15 Apr 2021
Application note Effects of pullup and pulldown resistors on TXS and TXB devices (Rev. A) 28 Mar 2018
Application note Factors Affecting VOL for TXS and LSF Auto-bidirectional Translation Devices 19 Nov 2017
Application note Biasing Requirements for TXS, TXB, and LSF Auto-Bidirectional Translators 30 Oct 2017
Application note A Guide to Voltage Translation With TXS-Type Translators 29 Jun 2010
Application note A Guide to Voltage Translation With TXB-Type Translators 03 Mar 2010

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Generic Logic EVM Supporting 14 through 24 Pin PW, DB, D, DW, NS, DYY, and DGV Packages

This EVM is designed to support any logic device that has a D, DW, DB, NS, PW, DYY or DGV package in a 14 to 24 pin count.

document-pdfAcrobat User guide
Not available on TI.com
Evaluation board

14-24-NL-LOGIC-EVM — Generic 14 through 24 pin non-leaded package evaluation module

Flexible EVM designed to support any logic or translation device that has a BQA, BQB, RGY (14-24 pin), RSV, RJW, or RHL package.
Not available on TI.com
Evaluation board

TXB-EVM — 1 to 8 bit TXB translator family evaluation module

This EVM is designed to support the TXB auto bidirectional families for single, dual, four and eight channel devices. The TXB devices belong to the auto bidirectional translation family with an operating voltage designed to level translation between 1.2V and 5.5 V.
Not available on TI.com
Simulation model

HSPICE Model for TXB0108 (Rev. A)

SCEJ242A.ZIP (101 KB) - HSpice Model
Download
Simulation model

TXB0108 IBIS Model (Rev. G)

SCEM518G.ZIP (205 KB) - IBIS Model
Download
Reference designs

TIDA-01435 — High-Bandwidth Zero-IF Reference Design for Microwave Backhaul

The TSW40RF82EVM reference design provides a platform to interface the DAC38RF82 with a high-performance modulator - the TRF370417EVM. The TRF370417EVM can modulate wideband signals at up to 6 GHz as would be typical for a microwave backhaul application. The TRF370417 device may be substituted for (...)
document-pdfAcrobat Schematic
Reference designs

TIDA-00352 — SDI Video Aggregation Reference Design

This verified reference design is a complete four channel SDI aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous HD-SDI sources together into one 5.94 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is (...)
document-pdfAcrobat Schematic
Reference designs

TIDA-00309 — DisplayPort Video 4:1 Aggregation Reference Design

This verified reference design is a complete four channel DisplayPort aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous DisplayPort (DP) sources together into one 10.8 Gbps serial link. The serial data is transferred via copper or optical fiber where a (...)
document-pdfAcrobat Schematic
Reference designs

TIDA-00269 — Gigabit Ethernet link aggregator reference design

The Gigabit Ethernet Link Aggregator reference design features the TLK10081 device which is a multi-rate link aggregator intended for use in high-speed bi-directional point-to-point data transmission systems to reduce the number of physical links by multiplexing lower speed serial links into higher (...)
document-pdfAcrobat Schematic
document-pdfAcrobat User guide
Reference designs

TIDA-00234 — Dual-channel XAUI to SFI reference design for systems with two or more SFP+ optical ports

The TIDA-00234 XAUI to SFI reference design is intended for Enterprise and Service Provider Networking applications like Ethernet Switches and Routers that implement multiple 10G Ethernet compliant Optical (SFP+) ports. This reference design features the TLK10232 device which is the most compact (...)
document-pdfAcrobat Schematic
Package Pins Download
DSBGA (YZP) 20 View options
NFBGA (NME) 20 View options
TSSOP (PW) 20 View options
USON (DQS) 20 View options
VQFN (RGY) 20 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos