DP83640

ACTIVO

Transceptor PHY Ethernet del protocolo de tiempo de precisión (PTP) IEEE 1588

Haga su pedido ahora

Hoja de datos

document-pdfAcrobat DP83640 Precision PHYTER™ - IEEE 1588 Precision Time Protocol Transceiver datasheet (Rev. F) (Inglés) PDF | HTML

DP83640

ACTIVO

Hoja de datos

Haga su pedido ahora

Detalles del producto

Datarate (Mbps)

10/100

Interface type

MII, RMII

Rating

Catalog

Number of ports

Single

Features

Cable diagnostics, FX support, IEEE 1588 PTP, JTAG1149.1

I/O supply voltage (typ) (V)

2.5, 3.3

Operating temperature range (°C)

-40 to 85

Number of LEDs

3

ESD HBM (kV)

8

Datarate (Mbps)

10/100

Interface type

MII, RMII

Rating

Catalog

Number of ports

Single

Features

Cable diagnostics, FX support, IEEE 1588 PTP, JTAG1149.1

I/O supply voltage (typ) (V)

2.5, 3.3

Operating temperature range (°C)

-40 to 85

Number of LEDs

3

ESD HBM (kV)

8

LQFP (PT)

48

81 mm² (9 mm × 9 mm)

IEEE 1588 V1 and V2 Supported
UDP/IPv4, UDP/IPv6, and Layer2 Ethernet
Packets Supported
IEEE 1588 Clock Synchronization
Timestamp Resolution of 8 ns
Allows Sub 10-ns Synchronization to Master
Reference
12 IEEE 1588 GPIOs for Trigger or Capture
Deterministic, Low Transmit and Receive Latency
Selectable Frequency Synchronized Clock Output
Dynamic Link Quality Monitoring
TDR Based Cable Diagnostic and Cable Length
Detection
10/100 Mb/s Packet BIST (Built-in Self Test)
Error-Free Operation up to 150 Meters CAT5
Cable
ESD Protection – 8 kV Human Body Model
2.5-V and 3.3-V I/Os and MAC Interface
Auto-MDIX for 10/100 Mbps
RMII Rev. 1.2 and MII MAC Interface
25-MHz MDC and MDIO Serial Management Interface
IEEE 802.3 100BASE-FX Fiber Interface
IEEE 1149.1 JTAG
Programmable LED Support for Link, 10/100 Mb/s
Mode, Duplex, Activity, and Collision Detect
Optional 100BASE-TX Fast Link-loss Detection
Industrial Temperature Range
48-pin LQFP Package (7 mm × 7 mm)

IEEE 1588 V1 and V2 Supported
UDP/IPv4, UDP/IPv6, and Layer2 Ethernet
Packets Supported
IEEE 1588 Clock Synchronization
Timestamp Resolution of 8 ns
Allows Sub 10-ns Synchronization to Master
Reference
12 IEEE 1588 GPIOs for Trigger or Capture
Deterministic, Low Transmit and Receive Latency
Selectable Frequency Synchronized Clock Output
Dynamic Link Quality Monitoring
TDR Based Cable Diagnostic and Cable Length
Detection
10/100 Mb/s Packet BIST (Built-in Self Test)
Error-Free Operation up to 150 Meters CAT5
Cable
ESD Protection – 8 kV Human Body Model
2.5-V and 3.3-V I/Os and MAC Interface
Auto-MDIX for 10/100 Mbps
RMII Rev. 1.2 and MII MAC Interface
25-MHz MDC and MDIO Serial Management Interface
IEEE 802.3 100BASE-FX Fiber Interface
IEEE 1149.1 JTAG
Programmable LED Support for Link, 10/100 Mb/s
Mode, Duplex, Activity, and Collision Detect
Optional 100BASE-TX Fast Link-loss Detection
Industrial Temperature Range
48-pin LQFP Package (7 mm × 7 mm)

The DP83640 Precision PHYTER™ device delivers the highest level of precision clock synchronization for real time industrial connectivity based on the IEEE 1588 standard. The DP83640 has deterministic, low latency and allows choice of microcontroller with no hardware customization required. The integrated 1588 functionality allows system designers the flexibility and precision of a close to the wire timestamp. The three key 1588 features supported by the device are:

Packet time stamps for clock synchronization
Integrated IEEE 1588 synchronized clock generation
Synchronized event triggering and time stamping through GPIO

DP83640 offers innovative diagnostic features unique to Texas Instruments, including dynamic monitoring of link quality during standard operation for fault prediction. These advanced features allow the system designer to implement a fault prediction mechanism to detect and warn of deteriorating and changing link conditions. This single port fast Ethernet transceiver can support both copper and fiber media.

The DP83640 Precision PHYTER™ device delivers the highest level of precision clock synchronization for real time industrial connectivity based on the IEEE 1588 standard. The DP83640 has deterministic, low latency and allows choice of microcontroller with no hardware customization required. The integrated 1588 functionality allows system designers the flexibility and precision of a close to the wire timestamp. The three key 1588 features supported by the device are:

Packet time stamps for clock synchronization
Integrated IEEE 1588 synchronized clock generation
Synchronized event triggering and time stamping through GPIO

DP83640 offers innovative diagnostic features unique to Texas Instruments, including dynamic monitoring of link quality during standard operation for fault prediction. These advanced features allow the system designer to implement a fault prediction mechanism to detect and warn of deteriorating and changing link conditions. This single port fast Ethernet transceiver can support both copper and fiber media.

filter

Buscar otro/a Capa física (PHY) Ethernet

Descargar Ver vídeo con transcripción Video

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.

Ver todo 20

Documentación principal	Tipo	Título	Opciones de formato	Fecha
*	Hoja de datos	DP83640 Precision PHYTER™ - IEEE 1588 Precision Time Protocol Transceiver datasheet (Rev. F)	PDF \| HTML	30/04/2015
	Nota sobre la aplicación	How to Pass IEEE Ethernet Compliance Tests	PDF \| HTML	20/09/2021
	Artículo técnico	SimpliPHY your Ethernet design, part 1: Ethernet PHY basics and selection process	PDF \| HTML	11/03/2020
	Nota sobre la aplicación	Selection and specification of crystals for Texas Instruments ethernet physical		6/02/2019
	Artículo técnico	How to achieve network synchronization clocks with TI digital PLLs	PDF \| HTML	21/06/2018
	Artículo técnico	How to implement IEEE 1588 time stamping in an Ethernet transceiver	PDF \| HTML	28/09/2016
	Artículo técnico	Fiber in industrial applications	PDF \| HTML	21/04/2016
	Nota sobre la aplicación	Reducing Radiated Emissions in Ethernet 10/100 LAN Applications (Rev. A)		26/04/2013
	Nota sobre la aplicación	Improving Electro-Magnetic Noise Immunity in Serial Communications Systems (Rev. A)		26/04/2013
	Nota sobre la aplicación	IEEE 1588 Boundary Clock and Transparent Clock Implementation Using the DP83640 (Rev. A)		26/04/2013
	Nota sobre la aplicación	IEEE 1588 Synchronization Over Standard Networks Using the DP83640 (Rev. A)		26/04/2013
	Nota sobre la aplicación	AN-1729 DP83640 IEEE 1588 PTP Synchronized Clock Output (Rev. D)		26/04/2013
	Nota sobre la aplicación	DP83640 Synchronous Ethernet Mode: Achieving Sub-ns Accuracy in PTP Applications (Rev. A)		26/04/2013
	Nota sobre la aplicación	AN-1540 Power Measurement of Ethernet Physical Layer Products (Rev. B)		26/04/2013
	Nota sobre la aplicación	AN-1794 Using RMII Master Mode (Rev. A)		26/04/2013
	Nota sobre la aplicación	AN-1469 PHYTER® Design & Layout Guide (Rev. D)		26/04/2013
	Nota sobre la aplicación	IEEE 1588 Precision Time Protocol Time Synchronization Performance (Rev. A)		26/04/2013
	Nota sobre la aplicación	AN-1548 PHYTER 100 Base-TX Reference Clock Jitter Tolerance (Rev. B)		26/04/2013
	Nota sobre la aplicación	AN-2006 Synchronizing a DP83640 PTP Master to a GPS Receiver (Rev. A)		26/04/2013
	Más documentación	EMC Test Report		4/01/2013

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

DP83640T-EVK — Placa de demostración de evaluación DP83640T

DP83640 basic product evaluation and customer demonstration board.

Guía del usuario: PDF

Productos y hardware compatibles

En inventario

Límite:

Inicie sesión para hacer un pedido

lock

Iniciar sesión para ver el inventario

??asset.out-of-stock-ti_es_MX??

No disponible

Controlador o biblioteca

DP83640SW-LIB — DP83640 Software Design Guide and C Software Reference Library

Productos y hardware compatibles

Opciones de descarga

Controlador o biblioteca

ETHERNET-SW — Controladores y herramientas de PHY Ethernet

Los controladores para transceptores de capa física (PHY) Ethernet de Texas Instruments admiten la comunicación a través de la interfaz de administración en serie (MDC/MDIO) para configurar y leer registros PHY. Puede encontrar controladores Linux y RTOS en nuestro github.

Productos y hardware compatibles

Ver opciones

Controlador o biblioteca

SNLC036 — Software Design Guide and C Software Reference Library

Productos y hardware compatibles

Opciones de descarga

Soporte de software

SNLC035 — Logic Vision Software Boundary Scan Cell

Productos y hardware compatibles

Opciones de descarga

Soporte de software

USB-2-MDIO — USB-2-MDIO Tool v1.0

La herramienta de software USB-2-MDIO permite a los PHY Ethernet de Texas Instruments acceder a los registros de estado y control de dispositivos MDIO. La herramienta USB-2-MDIO incluye un kit de desarrollo LaunchPad™ para los MCU MSP430™ de TI que está conectado con una interfaz gráfica de (...)

Productos y hardware compatibles

Opciones de descarga

Modelo de simulación