Inicio Interfaz Circuitos integrados LVDS, M-LVDS y PECL

DS92001

ACTIVO

Búfer B/LVDS-BLVDS de 3.3 V

Detalles del producto

Function Buffer Protocols BLVDS Number of transmitters 1 Number of receivers 1 Signaling rate (Mbps) 400 Input signal LVDS, LVTTL Output signal LVDS Rating Catalog Operating temperature range (°C) -40 to 85
Function Buffer Protocols BLVDS Number of transmitters 1 Number of receivers 1 Signaling rate (Mbps) 400 Input signal LVDS, LVTTL Output signal LVDS Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² (4.9 mm × 6 mm) WSON (NGK) 8 9 mm² (3 mm × 3 mm)
  • Single +3.3 V Supply
  • Receiver Inputs Accept LVDS/CML/LVPECL Signals
  • TRI-STATE Outputs
  • Receiver Input Threshold < ±100 mV
  • Fast Propagation Delay of 1.4 ns (typ)
  • Low Jitter 400 Mbps Fully Differential Data Path
  • Compatible with BLVDS 10-bit SerDes (40MHz)
  • Compatible with ANSI/TIA/EIA-644-A LVDS Standard
  • Available in SOIC and Space Saving WSON Package
  • Industrial Temperature Range

All trademarks are the property of their respective owners.

  • Single +3.3 V Supply
  • Receiver Inputs Accept LVDS/CML/LVPECL Signals
  • TRI-STATE Outputs
  • Receiver Input Threshold < ±100 mV
  • Fast Propagation Delay of 1.4 ns (typ)
  • Low Jitter 400 Mbps Fully Differential Data Path
  • Compatible with BLVDS 10-bit SerDes (40MHz)
  • Compatible with ANSI/TIA/EIA-644-A LVDS Standard
  • Available in SOIC and Space Saving WSON Package
  • Industrial Temperature Range

All trademarks are the property of their respective owners.

The DS92001 B/LVDS-BLVDS Buffer takes a BLVDS input signal and provides a BLVDS output signal. In many large systems, signals are distributed across backplanes. One of the limiting factors for system speed is the "stub length" or the distance between the transmission line and the unterminated receivers on individual cards. Although it is generally recognized that this distance should be as short as possible to maximize system performance, real-world packaging concerns often make it difficult to make the stubs as short as the designer would like.

The DS92001 has edge transitions optimized for multidrop backplanes where the switching frequency is in the 200 MHz range or less. The output edge rate is critical in some systems where long stubs may be present, and utilizing a slow transition allows for longer stub lengths.

The DS92001, available in the WSON package, will allow the receiver inputs to be placed very close to the main transmission line, thus improving system performance.

A wide input dynamic range allows the DS92001 to receive differential signals from LVPECL, CML as well as LVDS sources. This will allow the device to also fill the role of an LVPECL-BLVDS or CML-BLVDS translator.

The DS92001 B/LVDS-BLVDS Buffer takes a BLVDS input signal and provides a BLVDS output signal. In many large systems, signals are distributed across backplanes. One of the limiting factors for system speed is the "stub length" or the distance between the transmission line and the unterminated receivers on individual cards. Although it is generally recognized that this distance should be as short as possible to maximize system performance, real-world packaging concerns often make it difficult to make the stubs as short as the designer would like.

The DS92001 has edge transitions optimized for multidrop backplanes where the switching frequency is in the 200 MHz range or less. The output edge rate is critical in some systems where long stubs may be present, and utilizing a slow transition allows for longer stub lengths.

The DS92001, available in the WSON package, will allow the receiver inputs to be placed very close to the main transmission line, thus improving system performance.

A wide input dynamic range allows the DS92001 to receive differential signals from LVPECL, CML as well as LVDS sources. This will allow the device to also fill the role of an LVPECL-BLVDS or CML-BLVDS translator.

Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new Comparar alternativas
Misma funcionalidad con diferente configuración de pines que el dispositivo comparado
TLV3605 ACTIVO Comparador de entrada rail-rail, de alta velocidad, de 800 ps, con salidas LVDS Lower power alternate
TLV3607 ACTIVO Comparador de entrada doble de alta velocidad de carril a carril de 800 s con salidas LVDS Lower power alternate
TLV3604 ACTIVO Comparador de entrada rail-rail, de alta velocidad, de 800 ps, con salidas LVDS Lower power alternate

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 1
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos DS92001 3.3V B/LVDS-BLVDS Buffer datasheet (Rev. F) 22/04/2013

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Encapsulado Pines Símbolos CAD, huellas y modelos 3D
SOIC (D) 8 Ultra Librarian
WSON (NGK) 8 Ultra Librarian

Pedidos y calidad

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos