ホーム インターフェイス RS-485 と RS-422 の各トランシーバ
ホーム
インターフェイス
RS-485 と RS-422 の各トランシーバ

SN65LBC176A-EP

アクティブ

エンハンスド製品、差動バス トランシーバ

ご注文はこちら
データシート

SN65LBC176A-EP

アクティブ
データシート ご注文はこちら

製品詳細

Number of receivers 1 Number of transmitters 1 Duplex Half Supply voltage (nom) (V) 5 Signaling rate (max) (Mbps) 30 Fault protection (V) -10 to 15 Common-mode range (V) -7 to 12 Number of nodes 32 Isolated No Supply current (max) (µA) 15000 Rating HiRel Enhanced Product Operating temperature range (°C) -55 to 125
Number of receivers 1 Number of transmitters 1 Duplex Half Supply voltage (nom) (V) 5 Signaling rate (max) (Mbps) 30 Fault protection (V) -10 to 15 Common-mode range (V) -7 to 12 Number of nodes 32 Isolated No Supply current (max) (µA) 15000 Rating HiRel Enhanced Product Operating temperature range (°C) -55 to 125
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of –40°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product Change Notification
  • Qualification Pedigree
  • High-Speed Low-Power LinBiCMOS™ Circuitry Designed for Signaling Rates Up to 30 Mbps
  • Bus-Pin ESD Protection Exceeds 12-kV HBM
  • Compatible With ANSI Standard TIA/EIA-485-A and ISO 8482:1987(E)
  • Low Skew
  • Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
  • Low Disabled Supply Current Requirements . . . 700 µA Maximum
  • Common Mode Voltage Range of –7 V to 12 V
  • Thermal-Shutdown Protection
  • Driver Positive and Negative Current Limiting
  • Open-Circuit Fail-Safe Receiver Design
  • Receiver Input Sensitivity ...±200 mV Max
  • Receiver Input Hysteresis . . . 50 mV Typ
  • Glitch-Free Power-Up and Power-Down Protection

Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
Signaling rate by TIA/EIA-485-A definition restrict transition times to 30% of the bit length, and much higher signaling rates may be achieved without this requirement as displayed in the TYPICAL CHARACTERISTICS of this device.
LinBiCMOS and LinASIC are trademarks of Texas Instruments.
  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of –40°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product Change Notification
  • Qualification Pedigree
  • High-Speed Low-Power LinBiCMOS™ Circuitry Designed for Signaling Rates Up to 30 Mbps
  • Bus-Pin ESD Protection Exceeds 12-kV HBM
  • Compatible With ANSI Standard TIA/EIA-485-A and ISO 8482:1987(E)
  • Low Skew
  • Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
  • Low Disabled Supply Current Requirements . . . 700 µA Maximum
  • Common Mode Voltage Range of –7 V to 12 V
  • Thermal-Shutdown Protection
  • Driver Positive and Negative Current Limiting
  • Open-Circuit Fail-Safe Receiver Design
  • Receiver Input Sensitivity ...±200 mV Max
  • Receiver Input Hysteresis . . . 50 mV Typ
  • Glitch-Free Power-Up and Power-Down Protection

Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
Signaling rate by TIA/EIA-485-A definition restrict transition times to 30% of the bit length, and much higher signaling rates may be achieved without this requirement as displayed in the TYPICAL CHARACTERISTICS of this device.
LinBiCMOS and LinASIC are trademarks of Texas Instruments.

The SN65LBC176A-EP differential bus transceiver is a monolithic, integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. The SN65LBC176A-EP is designed for balanced transmission lines and is compatible with ANSI standard TIA/EIA-485-A and ISO 8482. The SN65LBC176A-EP offers improved switching performance over its predecessors without sacrificing significantly more power.

The SN65LBC176A-EP combines a 3-state, differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can externally connect together to function as a direction control. The driver differential outputs and the receiver differential inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or VCC = 0. This port features wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications. Low device supply current can be achieved by disabling the driver and the receiver.

The SN65LBC176A-EP differential bus transceiver is a monolithic, integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. The SN65LBC176A-EP is designed for balanced transmission lines and is compatible with ANSI standard TIA/EIA-485-A and ISO 8482. The SN65LBC176A-EP offers improved switching performance over its predecessors without sacrificing significantly more power.

The SN65LBC176A-EP combines a 3-state, differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can externally connect together to function as a direction control. The driver differential outputs and the receiver differential inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or VCC = 0. This port features wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications. Low device supply current can be achieved by disabling the driver and the receiver.
filter その他の RS-485 と RS-422 の各トランシーバ を検索
ダウンロード

お客様が関心を持ちそうな類似品

open-in-new 代替品と比較
比較対象デバイスと類似の機能
SN65LBC176 アクティブ 差動バス トランシーバ Catalog version
THVD2450V-EP アクティブ エンハンスド製品、フレキシブル IO と 70V バス障害保護機能搭載、3V ～ 5.5V、50Mbps、半二重 RS-485 トランシーバ Added Vio and Selectable datarates

技術資料

star =TI が選定したこの製品の主要ドキュメント
結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
2 をすべて表示
種類 タイトル 最新の英語版をダウンロード 日付
* 放射線と信頼性レポート SN65LBC176AQDREP Reliability Report 2013年 1月 7日
* データシート SN65LBC176A-EP: Differential Bus Transceivers データシート (Rev. C) 2004年 7月 6日

購入と品質

記載されている情報：
  • RoHS
  • REACH
  • デバイスのマーキング
  • リード端子の仕上げ / ボールの原材料
  • MSL 定格 / ピーク リフロー
  • MTBF/FIT 推定値
  • 使用原材料
  • 認定試験結果
  • 継続的な信頼性モニタ試験結果
記載されている情報：
  • ファブの拠点
  • 組み立てを実施した拠点

サポートとトレーニング

TI E2E™ フォーラムでは、TI のエンジニアからの技術サポートを提供

投稿されたすべてのフォーラムトピック (英語) を表示

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​