LMP7718

활성

듀얼 채널, 88MHz, 정밀, 저소음, 1.8V CMOS 입력, 비보상 증폭기

제품 상세 정보

Architecture FET / CMOS Input, Voltage FB Number of channels 2 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 1.8 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 5.5 GBW (typ) (MHz) 88 BW at Acl (MHz) 8.8 Acl, min spec gain (V/V) 10 Slew rate (typ) (V/µs) 28 Vn at flatband (typ) (nV√Hz) 5.8 Vn at 1 kHz (typ) (nV√Hz) 5.8 Iq per channel (typ) (mA) 1.3 Vos (offset voltage at 25°C) (max) (mV) 0.15 Rail-to-rail In to V-, Out Features Decompensated Rating Catalog Operating temperature range (°C) -40 to 125 CMRR (typ) (dB) 100 Input bias current (max) (pA) 50 Offset drift (typ) (µV/°C) 1.8 Iout (typ) (mA) 21
Architecture FET / CMOS Input, Voltage FB Number of channels 2 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 1.8 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 5.5 GBW (typ) (MHz) 88 BW at Acl (MHz) 8.8 Acl, min spec gain (V/V) 10 Slew rate (typ) (V/µs) 28 Vn at flatband (typ) (nV√Hz) 5.8 Vn at 1 kHz (typ) (nV√Hz) 5.8 Iq per channel (typ) (mA) 1.3 Vos (offset voltage at 25°C) (max) (mV) 0.15 Rail-to-rail In to V-, Out Features Decompensated Rating Catalog Operating temperature range (°C) -40 to 125 CMRR (typ) (dB) 100 Input bias current (max) (pA) 50 Offset drift (typ) (µV/°C) 1.8 Iout (typ) (mA) 21
SOIC (D) 8 29.4 mm² (4.9 mm × 6 mm) VSSOP (DGK) 8 14.7 mm² (3 mm × 4.9 mm)
  • (Typical 5V Supply, Unless Otherwise Noted)
  • Input Offset Voltage: ±150 µV (max)
  • Input Referred Voltage Noise: 5.8 nV/√Hz
  • Input Bias Current: 100 fA
  • Gain Bandwidth Product: 88 MHz
  • Supply Voltage Range: 1.8V to 5.5V
  • Supply Current Per Channel
    • LMP7717: 1.15 mA
    • LMP7718: 1.30 mA
  • Rail-to-Rail Output Swing
    • @ 10 kΩ Load: 25 mV from Rail
    • @ 2 kΩ Load: 45 mV from Rail
  • Ensured 2.5V and 5.0V Performance
  • Total Harmonic Distortion: 0.04% @1 kHz, 600Ω
  • Temperature Range: −40°C to 125°C

All trademarks are the property of their respective owners.

  • (Typical 5V Supply, Unless Otherwise Noted)
  • Input Offset Voltage: ±150 µV (max)
  • Input Referred Voltage Noise: 5.8 nV/√Hz
  • Input Bias Current: 100 fA
  • Gain Bandwidth Product: 88 MHz
  • Supply Voltage Range: 1.8V to 5.5V
  • Supply Current Per Channel
    • LMP7717: 1.15 mA
    • LMP7718: 1.30 mA
  • Rail-to-Rail Output Swing
    • @ 10 kΩ Load: 25 mV from Rail
    • @ 2 kΩ Load: 45 mV from Rail
  • Ensured 2.5V and 5.0V Performance
  • Total Harmonic Distortion: 0.04% @1 kHz, 600Ω
  • Temperature Range: −40°C to 125°C

All trademarks are the property of their respective owners.

The LMP7717 (single) and the LMP7718 (dual) low noise, CMOS input operational amplifiers offer a low input voltage noise density of 5.8 nV/√Hz while consuming only 1.15 mA (LMP7717) of quiescent current. The LMP7717/LMP7718 are stable at a gain of 10 and have a gain bandwidth (GBW) product of 88 MHz. The LMP7717/LMP7718 have a supply voltage range of 1.8V to 5.5V and can operate from a single supply. The LMP7717/LMP7718 each feature a rail-to-rail output stage. Both amplifiers are part of the LMP precision amplifier family and are ideal for a variety of instrumentation applications.

The LMP7717 family provides optimal performance in low voltage and low noise systems. A CMOS input stage, with typical input bias currents in the range of a few femto-Amperes, and an input common mode voltage range, which includes ground, make the LMP7717/LMP7718 ideal for low power sensor applications where high speeds are needed.

The LMP7717/LMP7718 are manufactured using TI’s advanced VIP50 process. The LMP7717 is offered in either a 5-Pin SOT-23 or an 8-Pin SOIC package. The LMP7718 is offered in either the 8-Pin SOIC or the 8-Pin VSSOP.

The LMP7717 (single) and the LMP7718 (dual) low noise, CMOS input operational amplifiers offer a low input voltage noise density of 5.8 nV/√Hz while consuming only 1.15 mA (LMP7717) of quiescent current. The LMP7717/LMP7718 are stable at a gain of 10 and have a gain bandwidth (GBW) product of 88 MHz. The LMP7717/LMP7718 have a supply voltage range of 1.8V to 5.5V and can operate from a single supply. The LMP7717/LMP7718 each feature a rail-to-rail output stage. Both amplifiers are part of the LMP precision amplifier family and are ideal for a variety of instrumentation applications.

The LMP7717 family provides optimal performance in low voltage and low noise systems. A CMOS input stage, with typical input bias currents in the range of a few femto-Amperes, and an input common mode voltage range, which includes ground, make the LMP7717/LMP7718 ideal for low power sensor applications where high speeds are needed.

The LMP7717/LMP7718 are manufactured using TI’s advanced VIP50 process. The LMP7717 is offered in either a 5-Pin SOT-23 or an 8-Pin SOIC package. The LMP7718 is offered in either the 8-Pin SOIC or the 8-Pin VSSOP.

다운로드 스크립트와 함께 비디오 보기 비디오

관심 가지실만한 유사 제품

open-in-new 대안 비교
비교 대상 장치와 동일한 기능을 지원하는 핀 대 핀.
OPA2607 활성 듀얼 채널, 저전력, 정밀, 50MHz 비보상 CMOS 연산 증폭기 This device has lower power (0.9 mA), lower noise (3.8 nV/rtHz) and lower drift (0.3uV/C)

기술 자료

검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
4개 모두 보기
상위 문서 유형 직함 형식 옵션 최신 영어 버전 다운로드 날짜
* 데이터 시트 LMP7717/18 88 MHz, Precision, Low Noise, 1.8V CMOS Input, Decompensated Op Amp datasheet (Rev. H) 2013. 3. 27
기술 문서 3 common questions when designing with high-speed amplifiers PDF | HTML 2020. 7. 17
e북 The Signal e-book: A compendium of blog posts on op amp design topics PDF | HTML 2017. 3. 28
EVM User's guide 551013276/3277 Eval Boards for Dual Decompensated Op Amps (MSOP-8 & SOIC-8) (Rev. A) 2013. 5. 1

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 모델

LMP7718 PSPICE Model

SNOM095.ZIP (2 KB) - PSpice 모델
지원되는 제품 및 하드웨어
패키지 CAD 기호, 풋프린트 및 3D 모델
SOIC (D) 8 Ultra Librarian
VSSOP (DGK) 8 Ultra Librarian

주문 및 품질

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상