SN55LVDS33-SP
- 400-Mbps Signaling Rate and 200-Mxfr/s Data Transfer Rate The signaling rate
of a line is the number of voltage transitions that are made per second expressed
in the units bps (bits per second). - Operates With a Single 3.3-V Supply
- –4 V to 5 V Common-Mode Input Voltage Range
- Differential Input Thresholds < ±50 mV With 50 mV of Hysteresis Over Entire
Common-Mode Input Voltage Range - Complies With TIA/EIA-644 (LVDS)
- Active Failsafe Assures a High-Level Output With No Input
- Bus-Pin ESD Protection Exceeds 15-kV HBM
- Input Remains High-Impedance On Power Down
- TTL Inputs Are 5-V Tolerant
- QML-V Qualified, SMD 5962-07248
- Military Temperature Range (–55°C to 125°C)
These LVDS data line receivers offers the widest common-mode input voltage range in the industry. These receivers provide an input voltage range specification compatible with a 5-V PECL signal as well as an overall increased ground-noise tolerance. They are in industry standard footprints with integrated termination as an option.
Precise control of the differential input voltage thresholds allows for inclusion of 50 mV of input voltage hysteresis to improve noise rejection on slowly changing input signals. The input thresholds are still no more than +50 mV over the full input common-mode voltage range.
The receivers can withstand ±15-kV Human-Body Model (HBM) and ±600-V Machine Model (MM) electrostatic discharges to the receiver input pins with respect to ground without damage. This provides reliability in cabled and other connections where potentially damaging noise is always a threat.
The receivers also include a (patent pending) failsafe circuit that provides a high-level output within 600 ns after loss of the input signal. The most common causes of signal loss are disconnected cables, shorted lines, or powered-down transmitters. The failsafe circuit prevents noise from being received as valid data under these fault conditions. This feature may also be used for wired-OR bus signaling. See The Active Failsafe Feature of the SN65LVDS32B application note.
The intended application and signaling technique of these devices is point-to-point baseband data transmission over controlled impedance media of approximately 100 Ω. The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.
The SN55LVDS33 is characterized for operation from –55°C to 125°C.
기술 자료
유형 | 직함 | 날짜 | ||
---|---|---|---|---|
* | Data sheet | High-Speed Differential Receiver datasheet (Rev. C) | 2012/03/01 | |
* | SMD | SN55LVDS33-SP SMD 5962-07248 | 2016/07/08 | |
* | Radiation & reliability report | SN55LVDS33-SP 50-krad and 100-krad TID Report | 2015/03/31 | |
* | Radiation & reliability report | SN55LVDS33-SP SEE Report | 2015/03/31 | |
Application brief | DLA Approved Optimizations for QML Products (Rev. B) | PDF | HTML | 2024/10/23 | |
Selection guide | TI Space Products (Rev. J) | 2024/02/12 | ||
More literature | TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. A) | 2023/08/31 | ||
Application note | Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. A) | PDF | HTML | 2022/11/17 | |
Application note | Single-Event Effects Confidence Interval Calculations (Rev. A) | PDF | HTML | 2022/10/19 | |
Application brief | Space-Grade, 100-krad, Isolated Serial Peripheral Interface (SPI) LVDS Circuit | PDF | HTML | 2021/06/29 | |
E-book | Radiation Handbook for Electronics (Rev. A) | 2019/05/21 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램
패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
---|---|---|
CFP (W) | 16 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.