SN65DSI83
- Implements MIPI D-PHY version 1.00.00 physical layer front-end and display serial interface (DSI) version 1.02.00
- Single channel DSI receiver configurable for 1, 2, 3, or 4 D-PHY data lanes per channel operating up to 1 Gbps/lane
- Supports 18 bpp and 24 bpp DSI video packets with RGB666 and RGB888 formats
- Max resolution up to 60 fps WUXGA 1920 × 1200 at 18 bpp and 24 bpp color with reduced blanking. suitable for 60 fps 1366 × 768 / 1280 × 800 at 18 bpp and 24 bpp
- FlatLink™ output for single-link LVDS
- Supports single channel DSI to single-link LVDS operating mode
- LVDS Output Clock Range of 25 MHz to 154 MHz
- LVDS pixel clock may be sourced from free-running continuous D-PHY clock or external reference clock (REFCLK)
- 1.8-V main VCC power supply
- Low power features include shutdown mode, reduced LVDS output voltage swing, common mode, and MIPI ultra-low power state (ULPS) support
- LVDS channel swap, LVDS PIN order reverse feature for ease of PCB routing
- ESD rating ±2 kV (HBM)
- Packaged in 64-pin 5-mm × 5-mm nFBGA (ZXH)
- Temperature range: –40°C to 85°C
The SN65DSI83 DSI to FlatLink bridge device features a single-channel MIPI D-PHY receiver front-end configuration with four lanes per channel operating at 1 Gbps per lane; a maximum input bandwidth of 4 Gbps. The bridge decodes MIPI DSI 18 bpp RGB666 and 24 bpp RGB888 packets and converts the formatted video data stream to a FlatLink-compatible LVDS output operating at pixel clocks operating from 25 MHz to 154 MHz, offering a Single-Link LVDS with four data lanes per link.
The SN65DSI83 device can support up to WUXGA 1920 × 1200 at 60 frames per second, at 24 bpp with reduced blanking. The SN65DSI83 device is also suitable for applications using 60 fps 1366 × 768 / 1280 × 800 at 18 bpp and 24 bpp. Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and LVDS interfaces.
Designed with industry-compliant interface technology, the SN65DSI83 device is compatible with a wide range of microprocessors, and is designed with a range of power management features including low-swing LVDS outputs, and the MIPI defined ultra-low power state (ULPS) support.
The SN65DSI83 device is implemented in a small outline 5-mm × 5-mm nFBGA at 0.5-mm pitch package, and operates across a temperature range from –40°C to 85°C.
관심 가지실만한 유사 제품
비교 대상 장치와 동일한 기능을 지원하는 핀 대 핀.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | SN65DSI83 MIPI DSI Bridge to FLAT LINK LVDS Single Channel DSI to SL LVDS Bridge datasheet (Rev. I) | PDF | HTML | 2020. 10. 1 | |
| 사용 설명서 | HSSC MicroStar BGA Discontinued and Redesigned | 2020. 11. 3 | |||
| 애플리케이션 노트 | Troubleshooting SN65DSI8x - Tips and Tricks | 2018. 8. 27 | |||
| 애플리케이션 노트 | SN65DSI83, SN65DSI84, and SN65DSI85 Hardware Implementation Guide (Rev. A) | 2013. 4. 11 | |||
| 애플리케이션 노트 | SN65DSI8x Video Configuration Guide and Configuration Tool Software Users Manual (Rev. B) | 2013. 4. 8 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
SN65DSI83EVM — SN65DSI83 MIPI® DSI-LVDS 브리지 평가 모듈 및 FlatLink™ 통합 회로
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| NFBGA (ZXH) | 64 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.