제품 상세 정보

Number of channels 2 Output type Open-drain, Push-Pull Propagation delay time (µs) 0.6 Vs (max) (V) 3.465 Vs (min) (V) 3.135 Rating Catalog Features Hysteresis, Internal Reference Iq per channel (typ) (mA) 0.00195 Rail-to-rail In Operating temperature range (°C) -25 to 105 VICR (max) (V) 3.465 VICR (min) (V) 0
Number of channels 2 Output type Open-drain, Push-Pull Propagation delay time (µs) 0.6 Vs (max) (V) 3.465 Vs (min) (V) 3.135 Rating Catalog Features Hysteresis, Internal Reference Iq per channel (typ) (mA) 0.00195 Rail-to-rail In Operating temperature range (°C) -25 to 105 VICR (max) (V) 3.465 VICR (min) (V) 0
DSBGA (YBJ) 9 1.44 mm² (1.2 mm × 1.2 mm)
  • Compliant with OSFP and OSFP-XD MSAs
  • Precision integrated resistors
  • Integrated reference
  • Dual comparators
    • M_RSTn: Open-drain output
    • M_LPWn: Push-pull output
    • Internal hysteresis
  • Integrated clock buffer (TLV6723 and TLV6724)
  • Known start-up conditions
  • Separate host and module supplies:
    • H_VCC: 3.135V to 3.465V
    • M_VCC: 1.1V to H_VCC
  • -25°C to 105°C operating temperature range
  • Small size package:
    • 1.2mm x 1.2mm DSBGA-9 (YBJ)
  • Compliant with OSFP and OSFP-XD MSAs
  • Precision integrated resistors
  • Integrated reference
  • Dual comparators
    • M_RSTn: Open-drain output
    • M_LPWn: Push-pull output
    • Internal hysteresis
  • Integrated clock buffer (TLV6723 and TLV6724)
  • Known start-up conditions
  • Separate host and module supplies:
    • H_VCC: 3.135V to 3.465V
    • M_VCC: 1.1V to H_VCC
  • -25°C to 105°C operating temperature range
  • Small size package:
    • 1.2mm x 1.2mm DSBGA-9 (YBJ)

The TLV672x are a family of devices that fully integrates the module-side INT/RSTn and LPWn/PRSn(/ePPS) circuits as defined by the OSFP and OSFP-XD MSAs. The TLV672x integrates all devices and passives for the INT/RSTn and LPWn/PRsn(/ePPS) circuits into a small-size 1.2mm x 1.2mm DSBGA-9 package. This makes the TLV672x well-suited for space-critical OSFP and OSFP-XD module designs.

The TLV672x contains integrated resistors and voltage reference that are factory-trimmed per the specifications of the OSFP and OSFP-XD MSAs, making sure that the host-to-module interface voltages and comparator switching thresholds are within the proper voltage zones.

The M_LPWn comparator within the TLV672x has a push-pull output that is capable of being powered by a separate voltage supply (M_VCC). This allows for level-shifting of host-to-module logic levels without the need of a discrete pull-up resistor. The M_RSTn comparator within the TLV672x has an open-drain output allowing for easy OR-ing of multiple reset signal drivers.

The TLV6723 and TLV6724 have an integrated clock buffer that can support an embedded pulse-per-second or reference clock signal up to 156.25MHz as defined on the OSFP-XD MSA. Whenever the M_LPWn signal is low (asserted true), the integrated clock buffer on the TLV6723 enters a self-shutdown mode, lowering the quiescent current and saving power.

The TLV672x are a family of devices that fully integrates the module-side INT/RSTn and LPWn/PRSn(/ePPS) circuits as defined by the OSFP and OSFP-XD MSAs. The TLV672x integrates all devices and passives for the INT/RSTn and LPWn/PRsn(/ePPS) circuits into a small-size 1.2mm x 1.2mm DSBGA-9 package. This makes the TLV672x well-suited for space-critical OSFP and OSFP-XD module designs.

The TLV672x contains integrated resistors and voltage reference that are factory-trimmed per the specifications of the OSFP and OSFP-XD MSAs, making sure that the host-to-module interface voltages and comparator switching thresholds are within the proper voltage zones.

The M_LPWn comparator within the TLV672x has a push-pull output that is capable of being powered by a separate voltage supply (M_VCC). This allows for level-shifting of host-to-module logic levels without the need of a discrete pull-up resistor. The M_RSTn comparator within the TLV672x has an open-drain output allowing for easy OR-ing of multiple reset signal drivers.

The TLV6723 and TLV6724 have an integrated clock buffer that can support an embedded pulse-per-second or reference clock signal up to 156.25MHz as defined on the OSFP-XD MSA. Whenever the M_LPWn signal is low (asserted true), the integrated clock buffer on the TLV6723 enters a self-shutdown mode, lowering the quiescent current and saving power.

다운로드 스크립트와 함께 비디오 보기 비디오

기술 자료

검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
1개 모두 보기
상위 문서 유형 직함 형식 옵션 최신 영어 버전 다운로드 날짜
* 데이터 시트 TLV672x OSFP/OSFP-XD Module Low-Speed Signals Controller with ePPS Support datasheet PDF | HTML 2025. 12. 22

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

평가 보드

TLV672XEVM — TLV672x 평가 모듈

TLV672X 평가 모듈(EVM)은 TLV6722의 주요 기능을 평가하기 위한 플랫폼입니다. TLV6722 디바이스는 OSFP 모듈 측 INT RSTn 및 LPWn PRSn 회로를 소형 DSBGA-9(YBJ) 패키지로 통합합니다. TLV672XEVM은 TLV6722의 실제 애플리케이션 동작을 시연하기 위해 OSFP 호스트 측 부품을 지원합니다.

사용 설명서: PDF | HTML
지원되는 제품 및 하드웨어
재고 있음
제한:
??asset.out-of-stock-ti_ko_KR??
이용할 수 없음
시뮬레이션 모델

TLV6722 PSpice Model

SNOM824.ZIP (111 KB) - PSpice 모델
지원되는 제품 및 하드웨어
시뮬레이션 모델

TLV6722 TINA-TI Model

SNOM823.ZIP (6 KB) - Tina-TI Spice 모델
지원되는 제품 및 하드웨어
패키지 CAD 기호, 풋프린트 및 3D 모델
DSBGA (YBJ) 9 Ultra Librarian

주문 및 품질

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상