DS36277
- FAILSAFE Receiver, RO = HIGH for:
- OPEN Inputs
- Terminated Inputs
- SHORTED Inputs
- Optimal for Use in SAE J1708 Interfaces
- Compatible with Popular Interface Standards:
- TIA/EIA-485 and TIA/EIA-422-A
- CCITT Recommendation V.11
- Bi-Directional Transceiver
- Designed for Multipoint Transmission
- Wide Bus Common Mode Range
- (−7V to +12V)
- Available in PDIP and SOIC Packages
All trademarks are the property of their respective owners.
The DS36277 Dominant Mode Multipoint Transceiver is designed for use on bi-directional differential busses. It is optimal for use on Interfaces that utilize Society of Automotive Engineers (SAE) J1708 Electrical Standard.
The device is similar to standard TIA/EIA-485 transceivers, but differs in enabling scheme. The Driver's Input is normally externally tied LOW, thus providing only two states: Active (LOW), or Disabled (OFF). When the driver is active, the dominant mode is LOW, conversely, when the driver is disabled, the bus is pulled HIGH by external bias resistors.
The receiver provides a FAILSAFE feature that ensures a known output state when the Interface is in the following conditions: Floating Line, Idle Line (no active drivers), and Line Fault Conditions (open or short). The receiver output is HIGH for the following conditions: Open Inputs, Terminated Inputs (50Ω), or Shorted Inputs. FAILSAFE is a highly desirable feature when the transceivers are used with Asynchronous Controllers such as UARTs.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | DS36277 Dominant Mode Multipoint Transceiver datasheet (Rev. E) | 2013年 4月 23日 | |
| Application note | AN-1031 TIA/EIA-422-B Overview (Rev. B) | 2013年 4月 26日 | ||
| Application note | AN-1057 Ten Ways to Bulletproof RS-485 Interfaces (Rev. B) | 2013年 4月 26日 | ||
| Application note | AN-915 Automotive Physical Layer SAE J1708 and the DS36277 (Rev. B) | 2013年 4月 26日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
TINA-TI — 基於 SPICE 的類比模擬程式
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOIC (D) | 8 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。