LP3470A
- Pin-to-pin compatible with LP3470
- 5-Pin SOT-23 package
- Open-drain RESET output
- Programmable reset time-out period using an external capacitor
- Immune to short VCC transients
- ±1% Reset threshold accuracy (typical)
- Ultra-low quiescent current (0.3 µA typical)
- RESET valid down to VCC = 0.95 V
The LP3470A device is a micropower voltage supervisory circuit designed to monitor voltages within 1% of reset threshold overtemperature and is pin-to-pin compatible with existing TI device LP3470. The LP3470A device provides accurate, nano-power voltage monitoring with programmable delay.
The LP3470A asserts a reset signal whenever the VCC supply voltage falls below a reset threshold. The reset time-out period is adjustable using an external capacitor. Reset remains asserted for an interval (programmed by an external capacitor) after VCC has risen above the threshold voltage plus hysteresis.
For information on available reset threshold voltage options, see Mechanical, Packaging, and Orderable Information.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | LP3470A Ultra Low Power Voltage Supervisor With Programmable Delay and 1% Reset Threshold datasheet (Rev. C) | PDF | HTML | 2020年 5月 8日 |
| Application brief | Migrating Designs to LP3470A Low Iq Voltage Supervisor for Improved Power Supply (Rev. A) | 2020年 4月 16日 | ||
| E-book | Voltage Supervisor and Reset ICs: Tips, Tricks and Basics | 2019年 6月 28日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOT-23 (DBV) | 5 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點