SN65LVDS047
- >400 Mbps (200 MHz) Signaling Rates
- Flow-Through Pinout Simplifies PCB Layout
- 300 ps Maximum Differential Skew
- Propagation Delay Times 1.8 ns (Typical)
- 3.3 V Power Supply Design
- ±350 mV Differential Signaling
- High Impedance on LVDS Outputs on Power Down
- Conforms to TIA/EIA-644 LVDS Standard
- Industrial Operating Temperature Range (–40°C to 85°C)
- Available in SOIC and TSSOP Packages
The SN65LVDS047 is a quad differential line driver that implements the electrical characteristics
of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage
levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the
switching speeds, and allow operation with a 3.3-V supply rail. Any of the four current-mode
drivers will deliver a minimum differential output voltage magnitude of 247 mV into a 100-
load
when enabled.
The intended application of this device and signaling technique is for point-to-point and multi-drop
baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces,
backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation
characteristics of the media, the noise coupling to the environment, and other system characteristics.
The SN65LVDS047 is characterized for operation from -40°C to 85°C.
您可能會感興趣的類似產品
功能相似於所比較的產品。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | LVDS Quad Differential Line Driver datasheet (Rev. B) | 2003/12/1 | |||
| 應用說明 | Introduction to HVDC Architecture and Solutions for Control and Protection (Rev. C) | PDF | HTML | 2026/5/19 | |||
| Application brief | LVDS to Improve EMC in Motor Drives | 2018/9/27 | ||||
| Application brief | How Far, How Fast Can You Operate LVDS Drivers and Receivers? | 2018/8/3 | ||||
| Application brief | How to Terminate LVDS Connections with DC and AC Coupling | 2018/5/16 | ||||
| 技術文章 | Applications of Low Voltage Differential Signaling (LVDS) in Multifunction and Ind | PDF | HTML | 2017/8/24 | |||
| 應用說明 | An Overview of LVDS Technology | 1998/10/5 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOIC (D) | 16 | Ultra Librarian |
| TSSOP (PW) | 16 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。