TLV810
- 3-Pin SOT23 Package
- Supply Current: 9 µA (Typical)
- Precision Supply Voltage Monitor: 2.5 V, 3 V, 3.3 V, 5 V
- Power-On Reset Generator withFixed Delay Time of 200 ms
- Pin-for-Pin Compatible with MAX810
- Temperature Range: –40°C to +125°C
- Push-Pull, RESET Output
The TLV810 family of supervisory circuits provides circuit initialization and timing supervision, primarily for DSPs and processor-based systems.
During power-on, RESET is asserted when the supply voltage (VDD) becomes higher than 1.1 V. Thereafter, the supervisory circuit monitors VDD and keeps RESET active as long as VDD remains below the threshold voltage VIT. An internal timer delays the return of the output to the inactive state (low) to ensure proper system reset. The delay time (td(typ) = 200 ms) starts after VDD has risen above the threshold voltage, VIT. When the supply voltage drops below the VIT threshold voltage, the output becomes active (high) again. No external components are required. All the devices in this family have a fixed sense-threshold voltage (VIT) set by an internal voltage divider.
The product spectrum is designed for supply voltages of 2.5 V, 3 V, 3.3 V, and 5 V. The circuits are available in a 3-pin SOT-23 package. The TLV810 devices are characterized for operation over a temperature range of –40°C to +125°C.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | 3-Pin Voltage Supervisor with Active-High, Push-Pull Reset datasheet (Rev. A) | 2011年 6月 1日 | |
| Application note | Voltage Supervisors (Reset ICs): Frequently Asked Questions (FAQs) (Rev. A) | 2020年 3月 17日 | ||
| Selection guide | Voltage Supervisors (Reset ICs) Quick Reference Guide (Rev. H) | 2020年 2月 28日 | ||
| E-book | Voltage Supervisor and Reset ICs: Tips, Tricks and Basics | 2019年 6月 28日 | ||
| Selection guide | Power Management Guide 2018 (Rev. R) | 2018年 6月 25日 | ||
| EVM User's guide | TLV8xxxEVM-019 Evaluation Modules User's Guide | 2011年 4月 8日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
TLV810M Unencrypted PSpice Transient Model Package (Rev. A)
TLV810R Unencrypted PSpice Transient Model Package (Rev. A)
TLV810S Unencrypted PSpice Transient Model Package (Rev. A)
TLV810Z Unencrypted PSpice Transient Model Package (Rev. A)
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOT-23 (DBZ) | 3 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點