UCC23710
- 5kVRMS single-channel isolated gate driver
- SiC MOSFETs and IGBTs up to 1500Vpk
- 36V maximum output drive voltage (VDD-VEE)
- ±5A drive strength
- 300V/ns minimum CMTI
- 250ns response time fast DESAT protection with 9V threshold
- 2.5A internal active Miller clamp
- 200mA soft turn-off during fault conditions
- Alarm FLT on overcurrent
- Fault rest mechanism : Reset on PWM input
- 12V VDD UVLO
- 100ns (maximum) propagation delay and 30ns (maximum) pulse/part skew
- SOIC-16DW wide body package with creepage and clearance distance > 8mm
- Operating junction temperature –40°C to 150°C
The UCC23710 is a galvanic isolated single channel gate driver designed for SiC MOSFETs and IGBTs up to 1500VDC operatng voltage with advanced protection features, best-in-class dynamic performance, and robustness. UCC23710 has up to ±5A peak source and sink current.
The input side is isolated from the output side with SiO2 isolation technology, supporting up to 1.5kVPK working voltage, 10kVPK surge immunity, as well as providing low part-to-part skew and >300V/ns common-mode transient immunity.
The UCC23710 includes the state-of-art protection features, such as overcurrent protection with DESAT protection with soft turn-off (STO), active Miller clamp, fault diagnosticsand input and output side power supply UVLO to optimize SiC and IGBT switching behavior and robustness.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | UCC23710 Opto-Input Single Channel Isolated Protection Gate Driver for SiC/IGBT datasheet | PDF | HTML | 2025年 12月 22日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOIC (DW) | 16 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。