SLAAEG4B October   2023  – July 2025 MSPM0C1104 , MSPM0C1105 , MSPM0C1106 , MSPM0H3216 , MSPM0L1306

 

  1.   1
  2.   Abstract
  3.   Trademarks
  4. 1 MSPM0C Hardware Design Check List
  5. 2 Power Supplies in MSPM0C Devices
    1. 2.1 Digital Power Supply
    2. 2.2 Analog Power Supply
    3. 2.3 Built-in Power Supply and Voltage Reference
    4. 2.4 Recommended Decoupling Circuit for Power Supply
  6. 3 Reset and Power Supply Supervisor
    1. 3.1 Digital Power Supply
    2. 3.2 Power Supply Supervisor
      1. 3.2.1 Power-On Reset (POR) Monitor
      2. 3.2.2 Brownout Reset (BOR) Monitor
      3. 3.2.3 POR and BOR Behavior During Supply Changes
  7. 4 Clock System
    1. 4.1 Internal Oscillators
      1. 4.1.1 Internal Low-Frequency Oscillator (LFOSC)
      2. 4.1.2 Internal System Oscillator (SYSOSC)
    2. 4.2 External Oscillators & External Clock Input
      1. 4.2.1 Low-Frequency Crystal Oscillator (LFXT)
      2. 4.2.2 LFCLK_IN (Digital Clock)
      3. 4.2.3 High-Frequency Crystal Oscillator (HFXT)
      4. 4.2.4 HFCLK_IN (Digital Clock)
    3. 4.3 External Clock Output (CLK_OUT)
    4. 4.4 Frequency Clock Counter (FCC)
  8. 5 Debugger
    1. 5.1 Debug Port Pins and Pinout
    2. 5.2 Debug Port Connection With Standard JTAG Connector
      1. 5.2.1 Standard XDS110
      2. 5.2.2 Lite XDS110 (MSPM0 LaunchPad™ kit)
  9. 6 Key Analog Peripherals
    1. 6.1 ADC Design Considerations
    2. 6.2 COMP and DAC Design Considerations
  10. 7 Key Digital Peripherals
    1. 7.1 Timer Resources and Design Considerations
    2. 7.2 UART and LIN Resources and Design Considerations
    3. 7.3 I2C and SPI Design Considerations
  11. 8 GPIOs
    1. 8.1 GPIO Output Switching Speed and Load Capacitance
    2. 8.2 GPIO Current Sink and Source
    3. 8.3 Open-Drain GPIOs Enable 5V Communication Without a Level Shifter
    4. 8.4 Communicate With 1.8V Devices Without a Level Shifter
    5. 8.5 Unused Pins Connection
  12. 9 Layout Guides
    1. 9.1 Power Supply Layout
    2. 9.2 Considerations for Ground Layout
      1. 9.2.1 What is Ground Noise?
    3. 9.3 Traces, Vias, and Other PCB Components
    4. 9.4 How to Select Board Layers and Recommended Stack-up
  13. 10Bootloader
  14. 11Summary
  15. 12References
  16. 13Revision History

1 MSPM0C Hardware Design Check List

Table 1-1 describes the main signal that needs to be checked during the MSPM0C hardware design process. The following sections provide more details.

Table 1-1 MSPM0C Hardware Design Check List
Pin (1) Description Requirements
VDD Power supply positive pin Place 10µF and 100nF capacitors between VDD and VSS, and keep those part close to VDD and VSS.
VSS Power supply negative pin
NRST Reset pin Connect an external 47kΩ pullup resistor with a 10nF pulldown capacitor.
VREF+(2) Voltage reference power supply for external reference input When using VREF+ and VREF- to bring in an external voltage reference for analog peripherals such as the ADC, a decoupling capacitor must be placed on VREF+ to VREF-/GND with a capacitance based on the external reference source. Keep open is OK if external voltage reference is not used.
VREF-(2) Voltage reference ground supply for external reference input
SWCLK Serial wire clock from debug probe Internal pulldown to VSS, does not need any external part.
SWDIO Bidirectional (shared) serial wire data Internal pullup to VDD, does not need any external part.
PA0, PA1 Open-drain I/O Pull-up resistor required for output high
PA18(2) Default BSL invoke pin Keep pulled down to avoid entering BSL mode after reset. (BSL invoke pin can be remapped.)
PAx (exclude PA0, PA1) General-purpose I/O Set corresponding pin functions to GPIO (PINCMx.PF = 0x1) and configure unused pins to output low or input with internal pullup or pulldown resistor.
(1) For any unused pin with a function that is shared with general-purpose I/O, follow the Section 8.5.
(2) Only MSPM0C1105 and MSPM0C1106 support external reference input, MSPM0C1103 and MSPM0C1104 just support internal reference. Only MSPM0C1105 and MSPM0C1106 have the default BSL invoke pin, MSPM0C1103 and MSPM0C1104 doesn't have the default BSL invoke pin.

TI recommends connecting a combination of a 10μF and a 0.1nF low-ESR ceramic decoupling capacitor to the VDD and VSS pins. Higher-value capacitors can be used but can impact supply rail ramp-up time. Decoupling capacitors must be placed as close as possible to the decoupled pins (within a few millimeters).

The NRST reset pin is required to connect an external 47kΩ pullup resistor with a 10nF pulldown capacitor.

For MSPM0C1105 and MSPM0C1106 which support external crystals, external bypass capacitors for the crystal oscillator pins are required when using external crystals.

For 5V-tolerant open drain (ODIO), a pullup resistor is required to output high, this is required for inter-integrated circuit (I2C) and universal asynchronous receiver/transmitter (UART) functions if the ODIO are used.

MSPM0C Typical Application Schematic Figure 1-1 MSPM0C Typical Application Schematic