Home Interface LVDS, M-LVDS & PECL ICs
Home
Interface
LVDS, M-LVDS & PECL ICs

DS32EV100

ACTIVE

Programmable single equalizer

Order now
Data sheet

DS32EV100

ACTIVE
Data sheet Order now

Product details

Function Equalizer Protocols CML Number of transmitters 1 Number of receivers 1 Supply voltage (V) 2.5, 3.3 Signaling rate (Mbps) 3200 Input signal CML, LVDS, LVPECL Output signal CML Rating Catalog Operating temperature range (°C) -40 to 85
Function Equalizer Protocols CML Number of transmitters 1 Number of receivers 1 Supply voltage (V) 2.5, 3.3 Signaling rate (Mbps) 3200 Input signal CML, LVDS, LVPECL Output signal CML Rating Catalog Operating temperature range (°C) -40 to 85
WSON (NHK) 14 12 mm² 4 x 3
  • Equalizes Up to 14 dB loss at 3.2 Gbps
  • 8 levels of Programmable Equalization
  • Operates up to 3.2 Gbps with 40” FR4 Traces
  • 0.12 UI Residual Deterministic Jitter at 3.2 Gbps with 40” FR4 Traces
  • Single 2.5V or 3.3V Power Supply
  • Supports AC or DC-Coupling with Wide Input Common-Mode
  • Low power Consumption: 100 mW Typ at 2.5V
  • Small 3 mm x 4 mm 14-pin WSON Package
  • > 8 kV HBM ESD Rating
  • -40 to 85°C Operating Temperature Range

All trademarks are the property of their respective owners.

  • Equalizes Up to 14 dB loss at 3.2 Gbps
  • 8 levels of Programmable Equalization
  • Operates up to 3.2 Gbps with 40” FR4 Traces
  • 0.12 UI Residual Deterministic Jitter at 3.2 Gbps with 40” FR4 Traces
  • Single 2.5V or 3.3V Power Supply
  • Supports AC or DC-Coupling with Wide Input Common-Mode
  • Low power Consumption: 100 mW Typ at 2.5V
  • Small 3 mm x 4 mm 14-pin WSON Package
  • > 8 kV HBM ESD Rating
  • -40 to 85°C Operating Temperature Range

All trademarks are the property of their respective owners.

The DS32EV100 programmable equalizer provides compensation for transmission medium losses and reduces the medium-induced deterministic jitter for NRZ data channel. The DS32EV100 is optimized for operation up to 3.2 Gbps for both cables and FR4 traces. The equalizer channel has eight levels of input equalization that can be programmed by three control pins.

The equalizer supports both AC and DC-coupled data paths for long run length data patterns such as PRBS-31, and balanced codes such as 8b/10b. The device uses differential current-mode logic (CML) inputs and outputs. The DS32EV100 is available in a 3 mm x 4 mm 14-pin WSON package. Power is supplied from either a 2.5V or 3.3V supply.

The DS32EV100 programmable equalizer provides compensation for transmission medium losses and reduces the medium-induced deterministic jitter for NRZ data channel. The DS32EV100 is optimized for operation up to 3.2 Gbps for both cables and FR4 traces. The equalizer channel has eight levels of input equalization that can be programmed by three control pins.

The equalizer supports both AC and DC-coupled data paths for long run length data patterns such as PRBS-31, and balanced codes such as 8b/10b. The device uses differential current-mode logic (CML) inputs and outputs. The DS32EV100 is available in a 3 mm x 4 mm 14-pin WSON package. Power is supplied from either a 2.5V or 3.3V supply.

filter Find other LVDS, M-LVDS & PECL ICs
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet DS32EV100 Programmable Single Equalizer datasheet (Rev. D) 19 Feb 2013
User guide DS32EV100-EVK User Guide DS32EV100 Programmable Equalizer 20 Feb 2012

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
View Options
Package Pins CAD symbols, footprints & 3D models
WSON (NHK) 14 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos