Product details


Function Deserializer Color depth (bpp) 24 Pixel clock frequency (Min) (MHz) 66 Pixel clock frequency (Max) (MHz) 133 Input compatibility LVDS Output compatibility LVCMOS Features For Point-to-Point Backplane or Cable Applications, Flow through Pinout for Easy PCB Design, Dual pixel architecture Signal conditioning DC Balance, Cable Deskew Function, Pre-emphasis EMI reduction LVDS Throughput (Mbps) 6384 Rating Catalog Operating temperature range (C) -10 to 70 open-in-new Find other Display SerDes

Package | Pins | Size

TQFP (NEZ) 100 256 mm² 16 x 16 open-in-new Find other Display SerDes


  • Up to 6.384 Gbps Throughput
  • 66MHz to 133MHz Input Clock Support
  • Reduces Cable and Connector Size and Cost
  • Cable Deskew Function
  • DC Balance Reduces ISI Distortion
  • For Point-to-Point Backplane or Cable Applications
  • Low Power, 890 mW Typ at 133MHz
  • Flow through Pinout for Easy PCB Design
  • +3.3V Supply Voltage
  • 100-pin TQFP Package
  • Conforms to TIA/EIA-644-A-2001 LVDS Standard

All trademarks are the property of their respective owners.

open-in-new Find other Display SerDes


The DS90CR486 receiver converts eight Low Voltage Differential Signaling (LVDS) data streams back into 48 bits of LVCMOS/LVTTL data. Using a 133MHz clock, the data throughput is 6.384Gbit/s (798Mbytes/s).

The multiplexing of data lines provides a substantial cable reduction. Long distance parallel single-ended buses typically require a ground wire per active signal (and have very limited noise rejection capability). Thus, for a 48-bit wide data and one clock, up to 98 conductors are required. With this Channel Link chipset as few as 19 conductors (8 data pairs, 1 clock pair and a minimum of one ground) are needed. This provides an 80% reduction in interconnect width, which provides a system cost savings, reduces connector physical size and cost, and reduces shielding requirements due to the cables' smaller form factor.

The DS90CR486 deserializer is improved over prior generations of Channel Link devices and offers higher bandwidth support and longer cable drive with three areas of enhancement. To increase bandwidth, the maximum clock rate is increased to 133 MHz and 8 serialized LVDS outputs are provided. Cable drive is enhanced with a user selectable pre-emphasis (on DS90CR485) feature that provides additional output current during transitions to counteract cable loading effects. Optional DC balancing on a cycle-to-cycle basis, is also provided to reduce ISI (Inter-Symbol Interference). With pre-emphasis and DC balancing, a low distortion eye-pattern is provided at the receiver end of the cable. A cable deskew capability has been added to deskew long cables of pair-to-pair skew. These three enhancements allow long cables to be driven.

The DS90CR486 is intended to be used with the DS90CR485 Channel Link Serializer. It is also backward compatible with serializers DS90CR481 and DS90CR483. The DS90CR486 is footprint compatible with the DS90CR484.

The chipset is an ideal solution to solve EMI and interconnect size problems for high-throughput point-to-point applications.

For more details, please refer to the section of this datasheet.

open-in-new Find other Display SerDes

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 8
Type Title Date
* Datasheet DS90CR486 133MHz 48-Bit Channel Link Deserializer (6.384 Gbps) datasheet (Rev. C) Mar. 05, 2013
Technical articles How to choose a power supply for an automotive camera module Sep. 17, 2020
Application notes High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs Nov. 09, 2018
User guides 48-bit Channel Link Serializer Deserializer Evaluation Board 133MHz Jan. 26, 2012
User guides Channel Link I Design Guide Mar. 29, 2007
Application notes Multi-Drop Channel-Link Operation Oct. 04, 2004
White papers The Many Flavors of LVDS Feb. 01, 2002
Application notes CHANNEL LINK Moving and Shaping Information In Point-To-Point Applications Oct. 05, 1998

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)
SPICE-based analog simulation program
TINA-TI TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
document-generic User guide

CAD/CAE symbols

Package Pins Download
TQFP (NEZ) 100 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​


Related videos