Top

Product details

Parameters

Bus voltage (Max) (V) 100 Power switch MOSFET Input VCC (Min) (V) 9 Input VCC (Max) (V) 14 Peak output current (A) 2 Rise time (ns) 10 Operating temperature range (C) -40 to 125 Rating Catalog Number of channels (#) 2 Fall time (ns) 10 Prop delay (ns) 35 Iq (uA) 10 Input threshold TTL Channel input logic TTL Negative voltage handling at HS pin (V) -1 Features open-in-new Find other Half-bridge drivers

Package | Pins | Size

SOIC (D) 8 19 mm² 4.9 x 3.9 WSON (DPR) 10 16 mm² 4 x 4 open-in-new Find other Half-bridge drivers

Features

  • Drives Both a High-Side and Low-Side N-Channel MOSFET
  • Adaptive Rising and Falling Edges With Programmable
    Additional Delay
  • Single Input Control
  • Bootstrap Supply Voltage Range up to 118-V DC
  • Fast Turnoff Propagation Delay (25 ns Typical)
  • Drives 1000-pF Loads With 15-ns Rise and Fall Times
  • Supply Rail Undervoltage Lockout
  • SOIC and WSON-10 4-mm × 4-mm Package
open-in-new Find other Half-bridge drivers

Description

The LM5104 High-Voltage Gate Driver is designed to drive both the high-side and the low-side N-channel MOSFETs in a synchronous buck configuration. The floating high-side driver can work with supply voltages up to 100 V. The high-side and low-side gate drivers are controlled from a single input. Each change in state is controlled in an adaptive manner to prevent shoot-through issues. In addition to the adaptive transition timing, an additional delay time can be added, proportional to an external setting resistor. An integrated high-voltage diode is provided to charge high-side gate drive bootstrap capacitor. A robust level shifter operates at high speed while consuming low power and providing clean level transitions from the control logic to the high-side gate driver. Undervoltage lockout is provided on both the low-side and the high-side power rails. This device is available in the standard SOIC and the WSON packages.

open-in-new Find other Half-bridge drivers
Download
Similar products you might be interested in
open-in-new Compare products
Same functionality but is not pin-for-pin or parametrically equivalent to the compared device:
LM5102 ACTIVE 2-A, 100-V half bridge gate driver with 8-V UVLO and programmable delay This product adds resistor-programmable deadtime for more precise timing.
LM5105 ACTIVE 1.8-A, 1.6-A 100-V half bridge gate driver with 8-V UVLO and programmable dead-time This product adds enable pin for lower quiescent current during standby.

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 8
Type Title Date
* Datasheet LM5104 High-Voltage Half-Bridge Gate Driver With Adaptive Delay datasheet (Rev. D) Dec. 16, 2014
Application note External Gate Resistor Selection Guide (Rev. A) Feb. 28, 2020
Application note Understanding Peak IOH and IOL Currents (Rev. A) Feb. 28, 2020
More literature Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) Oct. 29, 2018
Technical articles How to achieve higher system robustness in DC drives, part 3: minimum input pulse Sep. 19, 2018
Technical articles How to achieve higher system robustness in DC drives, part 2: interlock and deadtime May 30, 2018
Technical articles Boosting efficiency for your solar inverter designs May 24, 2018
Technical articles How to achieve higher system robustness in DC drives, part 1: negative voltage Apr. 17, 2018

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

SIMULATION MODEL Download
SNVM164A.ZIP (49 KB) - PSpice Model
SIMULATION MODEL Download
SNVM339.TSC (536 KB) - TINA-TI Reference Design
SIMULATION MODEL Download
SNVM340.ZIP (10 KB) - TINA-TI Spice Model
SIMULATION MODEL Download
SNVMAC6.ZIP (2 KB) - PSpice Model
SIMULATION TOOL Download
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Features
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
SOIC (D) 8 View options
WSON (DPR) 10 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos