Top

Product details

Parameters

Function Transceiver Protocols LVDS Number of Tx 4 Number of Rx 1 Signaling rate (Mbps) 250 Input signal LVDS, LVTTL Output signal LVDS, LVTTL Rating Catalog Operating temperature range (C) -40 to 85 open-in-new Find other LVDS, M-LVDS & PECL ICs

Package | Pins | Size

TSSOP (PW) 20 42 mm² 6.5 x 6.4 open-in-new Find other LVDS, M-LVDS & PECL ICs

Features

  • Integrated 110-Ω nominal receiver line termination resistor
  • Single 3.3-V power supply (3-V to 3.6-V range)
  • Supports signaling rates of at least 250 Mbps
  • Flow-through pinout simplifies PCB layout
  • LVTTL-compatible logic I/Os
  • ESD protection on bus pins exceeds 16 kV
  • Meets or exceeds the requirements of ANSI/TIA/EIA-644A standard for LVDS
  • 20-pin PW thin shrink small-outline package with 26-mil terminal pitch

All trademarks are the property of their respective owners.

open-in-new Find other LVDS, M-LVDS & PECL ICs

Description

The SN65LVDTxx devices are multi-channel LVDS transceivers that operate using LVDS line drivers and receivers. The SN65LVDTxx devices support signaling rates of at least 250 Mbps, and the devices operate from a single supply (typically at 3.3 V) in a 20-pin TSSOP package designed for easy PCB layout.

The SN65LVDT14 and SN65LVDT41 provide general-purpose, asymmetric, bidirectional communication with the added benefit of high noise immunity, low electromagnetic interference (EMI), and increased cable length through the use of LVDS lines. The SN65LVDT14 and SN65LVDT41 are primarily used for SPI over LVDS applications.

The SN65LVDT14 combines one LVDS line driver with four terminated LVDS line receivers in one package. The SN65LVDT14 can be used to extend asymmetric, bidirectional interfaces such as SPI over long distances, and should be located at the SPI slave.

The SN65LVDT41 combines four LVDS line drivers with a single terminated LVDS line receiver in one package. The SN65LVDT41 can be used to extend asymmetric, bidirectional interfaces such as SPI over long distances, and should be located at the SPI master.

open-in-new Find other LVDS, M-LVDS & PECL ICs
Download

Technical documentation

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

SIMULATION MODELS Download
SLLC120.ZIP (7 KB) - IBIS Model
SIMULATION TOOLS Download
SPICE-based analog simulation program
TINA-TI TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
document-generic User guide

CAD/CAE symbols

Package Pins Download
TSSOP (PW) 20 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

TUSB211 USB 2.0 Eye Diagram Configuration

This video is a lab demonstration of how to capture a USB compliant eye diagram using TI's TUSB211 USB 2.0 high speed signal conditioner.

Posted: 08-Jan-2016
Duration: 04:26

Download to learn more

Related videos