The UCC5606 provides 9 lines of active termination for a small computer systems interface (SCSI) parallel bus. The SCSI standard recommends active termination at both ends of the cable segment.

The UCC5606 is ideal for high performance 3.3-V SCSI systems. The key features contributing to such low operating voltage are the 0.1-V drop out regulator and the 2.7-V reference. During disconnect the supply current is typically only 0.5 µA, which makes the device attractive for battery powered systems.

The UCC5606 is designed with an ultra-low channel capacitance of 1.8 pF, which eliminates effects on signal integrity from disconnected terminators at interim points on the bus.

The UCC5606 can be programmed for either a 110- termination is connected when the DISCNCT\ pin is driven high, and disconnected when driven low.

The power amplifier output stage allows the UCC5606 to source full termination current and sink active negation current when all termination lines are actively negated.

The UCC5606 is pin-for-pin compatible with Unitrode’s other 9-line single-ended SCSI terminators, except that DISCNCT\ is now active low, allowing lower capacitance and lower voltage upgrades to existing systems. The UCC5606 is completely hot pluggable and appears as high impedance at the terminating channels with V_TRMPWR = 0 V or open.

Internal circuit trimming is utilized, first to trim the 110- termination impedance to a 7% tolerance, and then most importantly, to trim the output current to a 4% tolerance, as close to the maximum SCSI specification as possible, which maximizes noise margin in fast SCSI operation.

Other features include thermal shutdown and current limit.

This device is offered in low thermal resistance versions of the industry standard 16-pin narrow body SOIC, 16-pin N and 24-pin TSSOP.

open-in-new

Find other Other interfaces

Download

Technical documentation

= Top documentation for this product selected by TI

No results found. Please clear your search and try again.

View all 1

	Type	Title	Date
*	Datasheet	9-Line 3-5 Volt SCSI Active Terminator, Reverse Disconnect datasheet (Rev. A)	Apr. 03, 2003

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

SIMULATION TOOL Download

PSpice® for TI design and simulation tool

PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)

Request

Features

Leverages Cadence PSpice Technology
Preinstalled library with a suite of digital models to enable worst-case timing analysis
Dynamic updates ensure you have access to most current device models
Optimized for simulation speed without loss of accuracy
Supports simultaneous analysis of multiple products
(...)

View details

SIMULATION TOOL Download

SPICE-based analog simulation program

TINA-TI — TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)

document-generic

User guide

View options

View details