Inicio Interfaz Circuitos integrados LVDS, M-LVDS y PECL
Inicio
Interfaz
Circuitos integrados LVDS, M-LVDS y PECL

SN65MLVD048

ACTIVO

Receptor M-LVDS de 4 canales

Haga su pedido ahora
Hoja de datos

SN65MLVD048

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Function Receiver Protocols M-LVDS Number of transmitters 0 Number of receivers 4 Signaling rate (Mbps) 250 Input signal M-LVDS Output signal LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Receiver Protocols M-LVDS Number of transmitters 0 Number of receivers 4 Signaling rate (Mbps) 250 Input signal M-LVDS Output signal LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
VQFN (RGZ) 48 49 mm² (7 mm × 7 mm)
  • Low-voltage differential 30Ω to 55Ω line receivers for signaling rates(1) up to 250Mbps; Clock Frequencies up to 125MHz
  • Type-1 receiver incorporates 25mV of input threshold hysteresis
  • Type-2 receiver provides 100mV offset threshold to detect open-circuit and idle-bus conditions
  • Wide receiver input common-mode voltage range, –1V to 3.4V, allows 2V of ground noise
  • Meets or exceeds the M-LVDS standard TIA/EIA-899 for multipoint topology
  • High input impedance when Vcc ≤ 1.5V
  • Enhanced ESD Protection: 7kV HBM on all pins
  • 48-Pin 7 X 7 QFN (RGZ)

(1)The signaling rate of a line is the number of voltage transitions that are made per second, expressed in the units bps (bits per second).
  • Low-voltage differential 30Ω to 55Ω line receivers for signaling rates(1) up to 250Mbps; Clock Frequencies up to 125MHz
  • Type-1 receiver incorporates 25mV of input threshold hysteresis
  • Type-2 receiver provides 100mV offset threshold to detect open-circuit and idle-bus conditions
  • Wide receiver input common-mode voltage range, –1V to 3.4V, allows 2V of ground noise
  • Meets or exceeds the M-LVDS standard TIA/EIA-899 for multipoint topology
  • High input impedance when Vcc ≤ 1.5V
  • Enhanced ESD Protection: 7kV HBM on all pins
  • 48-Pin 7 X 7 QFN (RGZ)

(1)The signaling rate of a line is the number of voltage transitions that are made per second, expressed in the units bps (bits per second).

The SN65MLVD048 is a quad-channel M-LVDS receiver. This device is designed in full compliance with the TIA/EIA-899 (M-LVDS) standard, which is optimized to operate at signaling rates up to 250Mbps. Each receiver channel is controlled by a receive enable ( RE). When RE = low, the corresponding channel is enabled; when RE = high, the corresponding channel is disabled.

The M-LVDS standard defines two types of receivers, designated as Type-1 and Type-2. Type-1 receivers have thresholds centered about zero with 25mV of hysteresis to prevent output oscillations with loss of input; Type-2 receivers implement a failsafe by using an offset threshold. Receiver outputs are slew rate controlled to reduce EMI and crosstalk effects associated with large current surges.

The devices are characterized for operation from –40°C to 85°C.

The SN65MLVD048 is a quad-channel M-LVDS receiver. This device is designed in full compliance with the TIA/EIA-899 (M-LVDS) standard, which is optimized to operate at signaling rates up to 250Mbps. Each receiver channel is controlled by a receive enable ( RE). When RE = low, the corresponding channel is enabled; when RE = high, the corresponding channel is disabled.

The M-LVDS standard defines two types of receivers, designated as Type-1 and Type-2. Type-1 receivers have thresholds centered about zero with 25mV of hysteresis to prevent output oscillations with loss of input; Type-2 receivers implement a failsafe by using an offset threshold. Receiver outputs are slew rate controlled to reduce EMI and crosstalk effects associated with large current surges.

The devices are characterized for operation from –40°C to 85°C.
filter Buscar otro/a Circuitos integrados LVDS, M-LVDS y PECL
Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new Comparar alternativas
Funcionalidad similar a la del dispositivo comparado
SN65MLVD2 ACTIVO Receptor M-LVDS de tipo 1 de canal único Single-channel M-LVDS receiver type 1
SN65MLVD3 ACTIVO Receptor M-LVDS de tipo 2 de 1 canal Single-channel M-LVDS receiver type 2

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 4
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos SN65MLVD048 Quad Channel M-LVDS Receivers datasheet (Rev. A) PDF | HTML 5/03/2024
Nota sobre la aplicación An Introduction to M-LVDS and Clock and Data Distribution Applications (Rev. C) PDF | HTML 22/06/2023
Application brief How Far, How Fast Can You Operate MLVDS? 6/08/2018
Nota sobre la aplicación SPI-Based Data Acquisition/Monitor Using the TLC2551 Serial ADC (Rev. A) 20/11/2001

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Modelo de simulación

SN65MLVD048 IBIS Model

SLLM148.ZIP (65 KB) - Modelo IBIS
Productos y hardware compatibles
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
VQFN (RGZ) 48 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos