The DAC3482 is a very low power, high dynamic
range, dual-channel, 16-bit digital-to-analog
converter (DAC) with a sample rate as high as
1.25GSPS.
The device includes features that simplify the
design of complex transmit architectures: 2x to
16x digital interpolation filters with over 90dB
of stop-band attenuation simplify the data
interface and reconstruction filters. A complex
mixer allows flexible carrier placement. A
high-performance low jitter clock multiplier
simplifies clocking of the device without
significant impact on the dynamic range. The
digital Quadrature Modulator Correction (QMC)
enables complete IQ compensation for gain, offset,
phase, and group delay between channels in direct
up-conversion applications.
Digital data is input to the device through a flexible LVDS data bus with on-chip termination. Data can be input either word-wide or byte-wide. The device includes a FIFO, data pattern checker and parity test to ease the input interface. The interface also allows full synchronization of multiple devices.
The device is characterized for operation over the
entire industrial temperature range of –40°C to
85°C and is available in a small 88 pin 9 x 9mm
WQFN-MR package or 196-ball 12 x12mm NFBGA
package.
Low power, small size, superior crosstalk, high
dynamic range, and features of the DAC3482 make it
an ideal fit for today’s communication
systems.
The DAC3482 is a very low power, high dynamic
range, dual-channel, 16-bit digital-to-analog
converter (DAC) with a sample rate as high as
1.25GSPS.
The device includes features that simplify the
design of complex transmit architectures: 2x to
16x digital interpolation filters with over 90dB
of stop-band attenuation simplify the data
interface and reconstruction filters. A complex
mixer allows flexible carrier placement. A
high-performance low jitter clock multiplier
simplifies clocking of the device without
significant impact on the dynamic range. The
digital Quadrature Modulator Correction (QMC)
enables complete IQ compensation for gain, offset,
phase, and group delay between channels in direct
up-conversion applications.
Digital data is input to the device through a flexible LVDS data bus with on-chip termination. Data can be input either word-wide or byte-wide. The device includes a FIFO, data pattern checker and parity test to ease the input interface. The interface also allows full synchronization of multiple devices.
The device is characterized for operation over the
entire industrial temperature range of –40°C to
85°C and is available in a small 88 pin 9 x 9mm
WQFN-MR package or 196-ball 12 x12mm NFBGA
package.
Low power, small size, superior crosstalk, high
dynamic range, and features of the DAC3482 make it
an ideal fit for today’s communication
systems.