DS90C402
- Ultra Low Power Dissipation
- Operates above 155.5 Mbps
- Standard TIA/EIA-644
- 8 Lead SOIC Package saves PCB space
- VCM ±1V center around 1.2V
- ±100 mV Receiver Sensitivity
All trademarks are the property of their respective owners.
The DS90C402 is a dual receiver device optimized for high data rate and low power applications. This device along with the DS90C401 provides a pair chip solution for a dual high speed point-to-point interface. The device is in a PCB space saving 8 lead small outline package. The receiver offers ±100 mV threshold sensitivity, in addition to common-mode noise protection.
技術文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 4
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | DS90C402 Dual Low Voltage Differential Signaling (LVDS) Receiver datasheet (Rev. C) | 2013/4/22 | |||
| 應用說明 | Capacitive Touch Design Flow for MSP430™ MCUs With CapTIvate™ Technology (Rev. B) | PDF | HTML | 2019/8/14 | |||
| Application brief | How Far, How Fast Can You Operate LVDS Drivers and Receivers? | 2018/8/3 | ||||
| 應用說明 | An Overview of LVDS Technology | 1998/10/5 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOIC (D) | 8 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。