All trademarks are the property of their respective owners.
The SCANSTA112 extends the IEEE Std. 1149.1 test bus into a multidrop test bus environment. The advantage of a multidrop approach over a single serial scan chain is improved test throughput and the ability to remove a board from the system and retain test access to the remaining modules. Each SCANSTA112 supports up to 7 local IEEE1149.1 scan chains which can be accessed individually or combined serially.
Addressing is accomplished by loading the instruction register with a value matching that of the Slot inputs. Backplane and inter-board testing can easily be accomplished by parking the local TAP Controllers in one of the stable TAP Controller states via a Park instruction. The 32-bit TCK counter enables built in self test operations to be performed on one port while other scan chains are simultaneously tested.
The STA112 has a unique feature in that the backplane port and the LSP0 port are bidirectional. They can be configured to alternatively act as the master or slave port so an alternate test master can take control of the entire scan chain network from the LSP0 port while the backplane port becomes a slave.
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | SCANSTA112 7-Port Multidrop IEEE 1149.1 (JTAG) Multiplexer datasheet (Rev. I) | 2013年 4月 12日 | |
| Application note | AN-1259 SCANSTA112 Designer's Reference (Rev. H) | 2013年 4月 26日 | ||
| Application note | AN-1312 SCANSTA111/SCANSTA112 Scan Bridge Timing (Rev. B) | 2013年 4月 26日 | ||
| Application note | Simplified Program of Xilinx Devices Using a SCANSTA111/112 JTAG Scan Chain Mux (Rev. C) | 2013年 4月 26日 | ||
| Application note | Simplified Programming of Altera FPGAs Using CSANSTA111/112 JTAG Scan Chain Mux (Rev. D) | 2013年 4月 26日 | ||
| More literature | SCANSTA112 7-port Multidrop IEEE 1149.1 (JTAG) Multiplexer Evaluation Kit Docume | 2012年 2月 21日 | ||
| Application note | SCANSTA112 Quick Reference Guide | 2010年 1月 7日 | ||
| Application note | JTAG Advanced Capabilities and System Design | 2009年 3月 19日 | ||
| Application note | Partition IEEE 1149.1 SCAN Chains for Manageability! | 2003年 3月 6日 |
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| NFBGA (NZD) | 100 | Ultra Librarian |
| QFP (NEZ) | 100 | Ultra Librarian |
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。