SCANSTA101
- Compatible with IEEE Std. 1149.1 (JTAG) Test Access Port and Boundary Scan Architecture
- Supported by Texas Instruments' SCAN Ease (SCAN Embedded Application Software Enabler) Software Rev 2.0
- Uses Generic, Asynchronous Processor Interface; Compatible with a Wide Range of Processors and Processor Clock (PCLK) Frequencies
- 16-Bit Data Interface (IP Scalable to 32-bit)
- 2k x 32 Bit Dual-Port Memory
- Load-on-the-Fly (LotF) and Preloaded Vector Operating Modes Supported
- On-Board Sequencer Allows Multi-Vector Operations such as those Required to Load Data Into an FPGA
- On-Board Compares Support Test Data In (TDI) Validation Against Preloaded Expected Data
- 32-Bit Linear Feedback Shift Register (LFSR) at the Test Data In (TDI) Port for Signature Compression
- State, Shift, and BIST Macros Allow Predetermined Test Mode Select (TMS) Sequences to be Utilized
- Operates at 3.3 V Supply Voltages with 5 V Tolerant I/O
- Outputs Support Power-Down TRI-STATE Mode.
All trademarks are the property of their respective owners.
The SCANSTA101 is designed to function as a test master for an IEEE 1149.1 boundary scan test system. It is suitable for use in embedded IEEE 1149.1 applications and as a component in a stand-alone boundary scan tester.
The SCANSTA101 is an enhanced version of, and a replacement for, the SCANPSC100. The SCANSTA101 supports the IEEE 1149.1 Test Access Port (TAP) standard and the IEEE 1532 standard for in-system configuration of programmable devices.
The SCANSTA101 improves test vector throughput and reduces software overhead in the system processor. The SCANSTA101 presents a simple, register-based interface to the system processor. Texas Instruments provides C-language source code which can be included in the embedded system software. The combination of the SCANSTA101 and its support software comprises a simple API for boundary scan operations.
The interface from the SCANSTA101 to the system processor is implemented by reading and writing registers, some of which map to locations in the SCANSTA101 memory. Hardware handshaking and interrupt lines are provided as part of the processor interface.
The SCANSTA101 is available as a stand-alone device packaged in a 49-pin NFBGA package. It is also available as an IP macro for synthesis in programmable logic devices.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | SCANSTA101 Low Voltage IEEE 1149.1 System Test Access (STA) Master datasheet (Rev. J) | 2013/4/12 | |||
| 應用說明 | SCANSTA101 Quick Reference Guide | 2010/1/7 | ||||
| 應用說明 | JTAG Advanced Capabilities and System Design | 2009/3/19 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
EVF-WORKBENCH-CONVERTER-SW — EVF Workbench - Converts JTAG SVF to National’s EVF2 SCAN Format
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| NFBGA (NZA) | 49 | Ultra Librarian |