SN65ELT20

現行

5V TTL 至差動 PECL 轉換器

產品詳細資料

Function Driver, Translator Protocols PECL Number of transmitters 1 Number of receivers 0 Signaling rate (Mbps) 860 Input signal TTL Output signal PECL Rating Catalog Operating temperature range (°C) -40 to 85
Function Driver, Translator Protocols PECL Number of transmitters 1 Number of receivers 0 Signaling rate (Mbps) 860 Input signal TTL Output signal PECL Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² (4.9 mm × 6 mm) VSSOP (DGK) 8 14.7 mm² (3 mm × 4.9 mm)
  • 1.25-ns Maximum Propagation Delay
  • Operating Range: VCC = 4.2 V to 5.7 V With GND = 0 V
  • Flow-Through Pinout Enables Easy Layout
  • Built-In Temperature Compensation
  • Drop-In Compatible With MC10ELT20, MC100ELT20
  • 1.25-ns Maximum Propagation Delay
  • Operating Range: VCC = 4.2 V to 5.7 V With GND = 0 V
  • Flow-Through Pinout Enables Easy Layout
  • Built-In Temperature Compensation
  • Drop-In Compatible With MC10ELT20, MC100ELT20

The SN65ELT20 is a TTL-to-differential PECL translator. It operates on a 5-V supply and ground only. The output is undetermined when the inputs are left floating. The low output skew makes the device an ideal solution for clock or data signal translation.

The SN65ELT20 is housed in an industry-standard SOIC-8 package and is also available in a TSSOP-8 package.

The SN65ELT20 is a TTL-to-differential PECL translator. It operates on a 5-V supply and ground only. The output is undetermined when the inputs are left floating. The low output skew makes the device an ideal solution for clock or data signal translation.

The SN65ELT20 is housed in an industry-standard SOIC-8 package and is also available in a TSSOP-8 package.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相似於所比較的產品。
SN65ELT21 現行 5V PECL 到 TTL 轉換器 Receiver variant, lower signaling rate 400Mbps

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 5 V TTL to Differential PECL Translator datasheet (Rev. A) 2012/3/8
應用說明 AC Coupling Between Differential LVPECL, LVDS, HSTL and CML (Rev. C) 2007/10/17

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 8 Ultra Librarian
VSSOP (DGK) 8 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片