TL16C452

現行

具有平行埠但沒有 FIFO 的雙路 UART

產品詳細資料

Number of channels 2 FIFO (Byte) 0 Programmable FIFO trigger levels No CPU interface X86 Baud rate at Vcc = 5 V & with 16x sampling (max) (MBps) 0.256 Operating voltage (V) 5 Auto RTS/CTS No Rating Catalog Operating temperature range (°C) 0 to 70
Number of channels 2 FIFO (Byte) 0 Programmable FIFO trigger levels No CPU interface X86 Baud rate at Vcc = 5 V & with 16x sampling (max) (MBps) 0.256 Operating voltage (V) 5 Auto RTS/CTS No Rating Catalog Operating temperature range (°C) 0 to 70
PLCC (FN) 68 632.5225 mm² 25.15 x 25.15
  • Integrates Most Communications Card Functions From the IBM PC/ATTM or Compatibles With Single- or Dual-Channel Serial Ports
  • TL16C451 Consists of One TL16C450 Plus Centronix Printer Interface
  • TL16C452 Consists of Two TL16C450s Plus a Centronix-Type Printer Interface
  • Fully Programmable Serial Interface Characteristics:
    • 5-, 6-, 7-, or 8-Bit Characters
    • Even-, Odd-, or No-Parity Bit Generation and Detection
    • 1-, 1 1/2-, or 2 Stop-Bit Generation
    • Programmable Baud Rate
      (dc to 256 kbit/s)
  • Fully Double Buffered for Reliable
    Asynchronous Operation
  • IBM PC/AT is a trademark of International Business Machines Corporation.

  • Integrates Most Communications Card Functions From the IBM PC/ATTM or Compatibles With Single- or Dual-Channel Serial Ports
  • TL16C451 Consists of One TL16C450 Plus Centronix Printer Interface
  • TL16C452 Consists of Two TL16C450s Plus a Centronix-Type Printer Interface
  • Fully Programmable Serial Interface Characteristics:
    • 5-, 6-, 7-, or 8-Bit Characters
    • Even-, Odd-, or No-Parity Bit Generation and Detection
    • 1-, 1 1/2-, or 2 Stop-Bit Generation
    • Programmable Baud Rate
      (dc to 256 kbit/s)
  • Fully Double Buffered for Reliable
    Asynchronous Operation
  • IBM PC/AT is a trademark of International Business Machines Corporation.

The TL16C451 and TL16C452 provide single- and dual-channel (respectively) serial interfaces along with a single Centronix-type parallel-port interface. The serial interfaces provide a serial-to-parallel conversion for data received from a peripheral device or modem and a parallel-to-serial conversion for data transmitted by a CPU. The parallel interface provides a bidirectional parallel data port that fully conforms to the requirements for a Centronix-type printer interface. A CPU can read the status of the asynchronous communications element (ACE) interfaces at any point in the operation. The status includes the state of the modem signals (CTS\, DSR\, RLSD\, and RI) and any changes to these signals that have occurred since the last time they were read, the state of the transmitter and receiver including errors detected on received data, and printer status. The TL16C451 and TL16C452 provide control for modem signals (RTS\ and DTR\), interrupt enables, baud rate programming, and parallel-port control signals.

The TL16C451 and TL16C452 provide single- and dual-channel (respectively) serial interfaces along with a single Centronix-type parallel-port interface. The serial interfaces provide a serial-to-parallel conversion for data received from a peripheral device or modem and a parallel-to-serial conversion for data transmitted by a CPU. The parallel interface provides a bidirectional parallel data port that fully conforms to the requirements for a Centronix-type printer interface. A CPU can read the status of the asynchronous communications element (ACE) interfaces at any point in the operation. The status includes the state of the modem signals (CTS\, DSR\, RLSD\, and RI) and any changes to these signals that have occurred since the last time they were read, the state of the transmitter and receiver including errors detected on received data, and printer status. The TL16C451 and TL16C452 provide control for modem signals (RTS\ and DTR\), interrupt enables, baud rate programming, and parallel-port control signals.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相似於所比較的產品
TL16C752D 現行 具有 64 位元組 FIFO 的雙路 UART Wider supply voltage range and increased FIFO bytes

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet Asynchronous Communications Elements datasheet (Rev. C) 1999年 8月 5日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 引腳 下載
PLCC (FN) 68 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片