首頁 電源管理 閘極驅動器 低壓側驅動器
首頁
電源管理
閘極驅動器
低壓側驅動器

UC1715-SP

現行

具有互補性的 0.5-A/1-A 雙輸出的抗輻射 QMLV、單通道輸入閘極驅動器

立即訂購
產品規格表

UC1715-SP

現行
產品規格表 立即訂購

產品詳細資料

Number of channels 2 Power switch MOSFET Peak output current (A) 2 Input supply voltage (min) (V) 7 Input supply voltage (max) (V) 20 Features Aux Output, Dead Time Control Operating temperature range (°C) -55 to 125 Fall time (ns) 25 Input threshold TTL Channel input logic Inverting Input negative voltage (V) 0 Rating Space Driver configuration Aux Output
Number of channels 2 Power switch MOSFET Peak output current (A) 2 Input supply voltage (min) (V) 7 Input supply voltage (max) (V) 20 Features Aux Output, Dead Time Control Operating temperature range (°C) -55 to 125 Fall time (ns) 25 Input threshold TTL Channel input logic Inverting Input negative voltage (V) 0 Rating Space Driver configuration Aux Output
CFP (W) 16 69.319 mm² 10.3 x 6.73
  • Single Input (PWM and TTL Compatible)
  • High Current Power FET Driver,
    1-A Source/2-A Sink
  • Auxiliary Output FET Driver,
    0.5-A Source/1-A Sink
  • Time Delays Between Power and Auxiliary Outputs
    Independently Programmable from
    50 ns to 700 ns
  • Time Delay or True Zero-Voltage Operation
    Independently Configurable for Each Output
  • Switching Frequency to 1 MHz
  • Typical 50-ns Propagation Delays
  • ENBL Pin Activates 220-µA Sleep Mode
  • Power Output is Active Low in Sleep Mode
  • Synchronous Rectifier Driver
  • Single Input (PWM and TTL Compatible)
  • High Current Power FET Driver,
    1-A Source/2-A Sink
  • Auxiliary Output FET Driver,
    0.5-A Source/1-A Sink
  • Time Delays Between Power and Auxiliary Outputs
    Independently Programmable from
    50 ns to 700 ns
  • Time Delay or True Zero-Voltage Operation
    Independently Configurable for Each Output
  • Switching Frequency to 1 MHz
  • Typical 50-ns Propagation Delays
  • ENBL Pin Activates 220-µA Sleep Mode
  • Power Output is Active Low in Sleep Mode
  • Synchronous Rectifier Driver

The UC1715 is a high speed driver designed to provide drive waveforms for complementary switches. Complementary switch configurations are commonly used in synchronous rectification circuits and active clamp/reset circuits, which can provide zero voltage switching. In order to facilitate the soft switching transitions, independently programmable delays between the two output waveforms are provided on this driver. The delay pins also have true zero voltage sensing capability which allows immediate activation of the corresponding switch when zero voltage is applied. This device requires a PWM-type input to operate and can be interfaced with commonly available PWM controllers.

The UC1715 is a high speed driver designed to provide drive waveforms for complementary switches. Complementary switch configurations are commonly used in synchronous rectification circuits and active clamp/reset circuits, which can provide zero voltage switching. In order to facilitate the soft switching transitions, independently programmable delays between the two output waveforms are provided on this driver. The delay pins also have true zero voltage sensing capability which allows immediate activation of the corresponding switch when zero voltage is applied. This device requires a PWM-type input to operate and can be interfaced with commonly available PWM controllers.
open-in-new 尋找其它 低壓側驅動器
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相似於所比較的產品
最新 TPS7H6003-SP 現行 抗輻射、QMLV 200-V 半橋 GaN 閘極驅動器 Dual low-side implementation for GaN

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 13
類型 標題 日期
* Data sheet Complementary Switch FET Drivers . datasheet 2013年 5月 3日
* Radiation & reliability report UC1715-SP Radiation Report 2020年 2月 25日
* SMD UC1715-SP SMD 5962-00521 2016年 7月 8日
More literature TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. A) 2023年 8月 31日
Application note QML flow, its importance, and obtaining lot information (Rev. C) 2023年 8月 30日
Application note Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. A) PDF | HTML 2022年 11月 17日
Application note Single-Event Effects Confidence Interval Calculations (Rev. A) PDF | HTML 2022年 10月 19日
Selection guide TI Space Products (Rev. I) 2022年 3月 3日
Application note DLA Standard Microcircuit Drawings (SMD) and JAN Part Numbers Primer 2020年 8月 21日
Application note Hermetic Package Reflow Profiles, Termination Finishes, and Lead Trim and Form PDF | HTML 2020年 5月 18日
Application brief External Gate Resistor Selection Guide (Rev. A) 2020年 2月 28日
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 2020年 2月 28日
E-book Radiation Handbook for Electronics (Rev. A) 2019年 5月 21日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
封裝 引腳 下載
CFP (W) 16 檢視選項
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片