SPRUJ53 April 2024 TMS320F28P550SJ , TMS320F28P559SJ-Q1
Example31-1 register configuration generates 4 clocks, all synchronous to one another with edges offset by 2 clock cycles. In Example31-1, a clock divide value of 12 is used.