SLVSF07 July   2021 TPS7H5001-SP

ADVANCE INFORMATION  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  VIN and VLDO
      2. 7.3.2  Startup
      3. 7.3.3  Enable and Undervoltage Lockout (UVLO)
      4. 7.3.4  Voltage Reference
      5. 7.3.5  Error Amplifier
      6. 7.3.6  Output Voltage Programming
      7. 7.3.7  Soft-Start (SS)
      8. 7.3.8  Switching Frequency and External Synchronization
        1. 7.3.8.1 Internal Oscillator Mode
        2. 7.3.8.2 External Synchronization Mode
        3. 7.3.8.3 Primary-Secondary Mode
      9. 7.3.9  Primary Switching Outputs (OUTA and OUTB)
      10. 7.3.10 Synchronous Rectifier Outputs (SRA and SRB)
      11. 7.3.11 Dead Time and Leading Edge Blank Time Programmability (PS, SP, and LEB)
      12. 7.3.12 Pulse Skipping
      13. 7.3.13 Duty Cycle Programmability
      14. 7.3.14 Current Sense and PWM Generation (CS_ILIM)
      15. 7.3.15 Hiccup Mode Operation (HICC)
      16. 7.3.16 External Fault Protection (FAULT)
      17. 7.3.17 Slope Compensation (RSC)
      18. 7.3.18 Frequency Compensation
      19. 7.3.19 Thermal Shutdown
    4. 7.4 Device Functional Modes
  8. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1  Switching Frequency
        2. 8.2.2.2  Output Voltage Programming Resistors
        3. 8.2.2.3  Dead Time
        4. 8.2.2.4  Leading Edge Blank Time
        5. 8.2.2.5  Soft-Start Capacitor
        6. 8.2.2.6  Transformer
        7. 8.2.2.7  Main Switching FETs
        8. 8.2.2.8  Synchronous Rectificier FETs
        9. 8.2.2.9  RCD Clamp
        10. 8.2.2.10 Output Inductor
        11. 8.2.2.11 Output Capacitance and Filter
        12. 8.2.2.12 Sense Resistor
        13. 8.2.2.13 Hiccup Capacitor
        14. 8.2.2.14 Frequency Compensation Components
        15. 8.2.2.15 Slope Compensation Resistor
      3. 8.2.3 Application Curves
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 Receiving Notification of Documentation Updates
    3. 11.3 Support Resources
    4. 11.4 Trademarks
    5. 11.5 Electrostatic Discharge Caution
    6. 11.6 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
  • HFT|22
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Electrical Characteristics

over ambient temperature range TA = -55°C to 125°C (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
SUPPLY VOLTAGES AND CURRENTS
VIN Operating input voltage 4 14 V
IDD Operating supply current fSW = 500 kHz, No load for OUTA, OUTB, SRA, and SRB 6.25 8 mA
fSW = 1 MHz, No load  for OUTA, OUTB, SRA, and SRB 6.75 9.5
fSW = 2 MHz, No load for OUTA, OUTB, SRA, and SRB 8.5 13.5
fSW = 500 kHz, CLOAD = 100pF for OUTA, OUTB, SRA, and SRB 7.5 9.5
fSW = 1 MHz, CLOAD = 100pF for OUTA, OUTB, SRA, and SRB 9 12
fSW = 2 MHz, CLOAD = 100pF for OUTA, OUTB, SRA, and SRB 14 19.5
IDD(dis) Standby current EN = 0 V 3 mA
VLDO Internal linear regulator output voltage 5 V ≤VIN ≤ 14 V, fsw ≤ 1 MHz 4.75 5 5.2 V
VLDO Internal linear regulator output voltage 5 V ≤ VIN ≤ 14 V, fsw = 2 MHz 4.65 5 5.2 V
ENABLE AND UNDERVOLTAGE LOCKOUT
VENR EN threshold rising 0.57 0.6 0.63 V
VENF EN threshold falling 0.47 0.5 0.53 V
VENH EN hysteresis voltage 85 95 105 mV
IEN EN pin input leakage current VIN = 14 V, EN = 5 V 25 nA
VLDOUVLOR VLDO UVLO rising 3.44 3.55 3.66 V
VLDOUVLOF VLDO UVLO falling 3.29 3.4 3.51 V
VLDOUVLOH VLDO UVLO hysteresis 115 135 160 mV
SOFT START
ISS Soft-start current SS = 0.3 V 1.98 2.7 3.32 µA
ERROR AMPLIFIER
EAgm Transconductance -2 µA < ICOMP < 2 µA, V(COMP) = 1 V 1150 1800 2400 µA/V
EADC DC gain VSENSE = 0.6 V 10000 V/V
EAISRC Error amplifier source current V(COMP) = 1 V, 100-mV input overdrive 100 190 µA
EAISNK Error amplifier sink current V(COMP) = 1 V, 100-mV input overdrive 100 190 µA
EAro Error amplifier output resistance 7
EAOS Error amplifier input offset voltage -2 2 mV
EAIB Error amplifier input bias current 35 nA
EABW Bandwidth 10 MHz
OSCILLATOR
SYNCIL SYNC in low-level VIN < 5 V 0.8 V
VIN ≥ 5 V 0.8
SYNCIH SYNC in high-level VIN < 5 V 3.5 V
VIN ≥ 5 V 3.5
FSYNC SYNC in frequency range   200 4000 kHz
DSYNC SYNC in duty cycle Duty cycle of external clock 40 60 %
SYNCRT SYNC out low-to-high rise time (10%/90%) CLOAD = 25 pF 6 15 ns
SYNCFT SYNC out high-to-low fall time (10%/90%) CLOAD = 25 pF 6 17 ns
SYNCOL SYNC out low level  IOL = 10 mA 500 mV
VLDO - SYNCOH SYNC out high level (2) IOH = 10 mA 0.5 V
EXTDT Externally set frequency detection time RT = Open, f = 200 kHz 20 µs
FSWEXT Externally set frequency RT = 1.07 MΩ 95 105 115 kHz
RT = 511 kΩ 190 210 230
RT = 90.9 kΩ 900 1000 1100
RT = 34.8 kΩ 1700 2000 2300
VOLTAGE REFERENCE
VREF Internal voltage reference initial tolerance (1) Measured at COMP, 25°C 0.609 0.613 0.615 V
Internal voltage reference (1) Measured at COMP, -55°C 0.607 0.609 0.612
Measured at COMP, +125°C 0.611 0.614 0.617
REFCAP REFCAP voltage REFCAP = 470 nF 1.213 1.225 1.237 V
CURRENT SENSE, CURRENT LIMIT AND HICCUP
CCSR COMP to CS_LIM ratio 2.00 2.06 2.12
VCS_ILIM Current limit (over-current) threshold 1.05 1.09 V
IHICC_DEL Hiccup delay current CS_ILIM = 1.3 V, COMP = 3 V, VSENSE =  REFCAP/2 V, CHICC = 3 nF, LEB = 49.9 kΩ, fsw = 100 kHz 80 µA
IHICC_RST Hiccup restart current 1 µA
VHICC_PU Hiccup pull-up threshold 1.0 V
VHICC_SD Hiccup shut-down threshold 0.6 V
VHICC_RST Hiccup restart threshold 0.3 V
SLOPE COMPENSATION
Slope compensation fSW = 100 kHz, RSC = 1.18 MΩ 0.033 V/µs
fSW = 200 kHz, RSC = 562 kΩ 0.066
fSW = 1000 kHz, RSC = 100 kΩ 0.333
fSW = 2000 kHz, RSC = 49.9 kΩ 0.666
FAULT
VFLTR FLT threshold rising 0.57 0.6 0.63 V
VFLTF FLT threshold falling 0.47 0.5 0.53 V
VFLTH FLT hysteresis voltage 90 100 110 mV
TFLT FLT minimum pulse width VFLT = 1 V 0.4 1.4 µs
tDFLT FLT delay duration fsw = 100 kHz 140 152 169 µs
fsw = 200 kHz 66 78 86
fsw = 1 MHz 14 17 21
fsw = 2 MHz 7 11 14
THERMAL SHUTDOWN
Thermal shutdown 165 175 185 °C
Thermal shutdown hysteresis 10 15 20 °C
PRIMARY AND SYNCHRONOUS RECTIFIER OUTPUTS
Low-level threshold VIN = 5 V, ISINK = 10 mA 0.5 V
High-level threshold VIN = 5 V, ISOURCE = 10 mA 4.5 V
Rise/fall time RLOAD = 50 kΩ, CLOAD = 100 pF, 10% to 90% 10 17 ns
RSRC_P Output source resistance IOUT = 20 mA 15 Ω
RSINK_P Output sink resistance IOUT = 20 mA 15 Ω
tMIN Minimum on-time LEB = 10 kΩ, 5 V ≤ VIN ≤ 14 V 85 ns
TDPS Primary off to secondary on dead time PS = floating, 5 V < VIN < 14 V, 90% of OUTx falling to 10% of SRx rising, OUTx and SRx floating 5 8 11 ns
PS = 49.9 kΩ, 5 V < VIN < 14 V, 90% of OUTx falling to 10% of SRx rising, OUTx and SRx floating 43 50 55
PS = 107 kΩ, 5 V < VIN < 14 V, 90% of OUTx falling to 10% of SRx rising, OUTx and SRx floating 85 100 110
TDSP Secondary off to primary on dead time SP = floating, 5 V < VIN < 14 V, 90% of SRx falling to 10% of OUTx rising, OUTx and SRx floating 5 8 11 ns
SP = 49.9 kΩ, 5 V < VIN < 14 V, 90% of SRx falling to 10% of OUTx rising edge, OUTx and SRx floating 43 50 55
SP = 107 kΩ, 5 V < VIN < 14V, 90% of SRx falling to 10% of OUTx rising, OUTx and SRx floating 85 100 110
LEADING EDGE BLANK TIME AND DUTY CYCLE
TLEB Leading edge blank time LEB = 10 kΩ, 5 V < VIN < 14 V 12 15 19 ns
LEB = 49.9 kΩ, 5 V < VIN < 14 V 45 50 55
LEB = 110 kΩ, 5 V < VIN < 14 V 85 100 110
DMAX Maximum duty cycle DCL = AVSS 45 48 50 %
DCL = floating, clock duty cycle = 50% 70 75 80
DCL = VLDO 100
Measured at COMP pin to include error amplifier offset
Bench verified.  Not tested in production.