SLAAEG4B October   2023  – July 2025 MSPM0C1104 , MSPM0C1105 , MSPM0C1106 , MSPM0H3216 , MSPM0L1306

1.   1
2.   Abstract
3.   Trademarks
4. 1 MSPM0C Hardware Design Check List
5. 2 Power Supplies in MSPM0C Devices
   1. 2.1 Digital Power Supply
   2. 2.2 Analog Power Supply
   3. 2.3 Built-in Power Supply and Voltage Reference
   4. 2.4 Recommended Decoupling Circuit for Power Supply
6. 3 Reset and Power Supply Supervisor
   1. 3.1 Digital Power Supply
   2. 3.2 Power Supply Supervisor
      1. 3.2.1 Power-On Reset (POR) Monitor
      2. 3.2.2 Brownout Reset (BOR) Monitor
      3. 3.2.3 POR and BOR Behavior During Supply Changes
7. 4 Clock System
   1. 4.1 Internal Oscillators
      1. 4.1.1 Internal Low-Frequency Oscillator (LFOSC)
      2. 4.1.2 Internal System Oscillator (SYSOSC)
   2. 4.2 External Oscillators & External Clock Input
      1. 4.2.1 Low-Frequency Crystal Oscillator (LFXT)
      2. 4.2.2 LFCLK_IN (Digital Clock)
      3. 4.2.3 High-Frequency Crystal Oscillator (HFXT)
      4. 4.2.4 HFCLK_IN (Digital Clock)
   3. 4.3 External Clock Output (CLK_OUT)
   4. 4.4 Frequency Clock Counter (FCC)
8. 5 Debugger
   1. 5.1 Debug Port Pins and Pinout
   2. 5.2 Debug Port Connection With Standard JTAG Connector
      1. 5.2.1 Standard XDS110
      2. 5.2.2 Lite XDS110 (MSPM0 LaunchPad™ kit)
9. 6 Key Analog Peripherals
   1. 6.1 ADC Design Considerations
   2. 6.2 COMP and DAC Design Considerations
10. 7 Key Digital Peripherals
    1. 7.1 Timer Resources and Design Considerations
    2. 7.2 UART and LIN Resources and Design Considerations
    3. 7.3 I2C and SPI Design Considerations
11. 8 GPIOs
    1. 8.1 GPIO Output Switching Speed and Load Capacitance
    2. 8.2 GPIO Current Sink and Source
    3. 8.3 Open-Drain GPIOs Enable 5V Communication Without a Level Shifter
    4. 8.4 Communicate With 1.8V Devices Without a Level Shifter
    5. 8.5 Unused Pins Connection
12. 9 Layout Guides
    1. 9.1 Power Supply Layout
    2. 9.2 Considerations for Ground Layout
       1. 9.2.1 What is Ground Noise?
    3. 9.3 Traces, Vias, and Other PCB Components
    4. 9.4 How to Select Board Layers and Recommended Stack-up
13. 10Bootloader
14. 11Summary
15. 12References
16. 13Revision History

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 

Copyright © 2024, Texas Instruments Incorporated