14.2-Gbps quad channel, dual mode linear equalizer



Product details


Type Redriver Number of channels (#) 4 Input compatibility CML Speed (Max) (Gbps) 14.2 Operating temperature range (C) -40 to 85 Protocols 10G-SR/LR, 10G-KR, Fibre Channel, SAS, SATA, CPRI, OBSAI open-in-new Find other Ethernet retimers, redrivers & mux-buffers

Package | Pins | Size

WQFN (RLJ) 38 35 mm² 7 x 5 open-in-new Find other Ethernet retimers, redrivers & mux-buffers


  • Quad Channel, Uni-Directional, Multi-Rate,
    Dual-Mode Linear Equalizer with Operation up
    to 14.2Gbps Serial Data Rate for Backplane and
    Cable Interconnects
  • Linear Equalization Increases Link Margin for
    Systems Implementing Decision Feedback
    Equalizers (DFE)
  • 17dB Analog Equalization at 7.1GHz with 1dB Step
    Control for Backplane Mode or Cable Mode
  • Output Linear Dynamic Range: 1200mV
  • Bandwidth: >20GHz – Typical
  • Better than 15dB Return Loss at 7.1GHz
  • Supports Out-of-Band (OOB) Signaling
  • Low Power, Typically 80mW per Channel at 2.5V VCC
  • 38-Terminal QFN (Quad Flatpack, No-Lead)
    5 mm × 7 mm × 0.75 mm, 0.5 mm Terminal Pitch
  • Excellent Impedance Matching to 100Ω Differential PCB
    Transmission Lines
  • GPIO or I2C Control
  • 2.5V and 3.3V±5% Single Power Supply
  • 2kV ESD (HBM)
  • Flow-Through Pin-Out Provides Ease of Routing
  • Small Package Size Saves Board Space
  • Low Power
open-in-new Find other Ethernet retimers, redrivers & mux-buffers


The SN65LVCP1414 is an asynchronous, protocol-agnostic, low latency, four-channel linear equalizer optimized for use up to 14.2Gbps and compensates for losses in backplane or active cable applications. The architecture of the SN65LVCP1414 is designed to work with an ASIC or FPGA with digital equalization employing Decision Feedback Equalizers (DFE). The SN65LVCP1414 linear equalizer preserves the shape of the transmitted signal ensuring optimum DFE performance. The SN65LVCP1414 provides a low power solution while at the same time extending the effectiveness of DFE.

The SN65LVCP1414 is configurable via I2C or GPIO interface. Using the I2C interface of the SN65LVCP1414 enables the user to control independently the Equalization, Path Gain, and Output Dynamic Range for each individual channel. In GPIO mode, Equalization, Path Gain, and Output Dynamic Range can be set for all channels using the GPIO Input pins.

The SN65LVCP1414 outputs can be disabled independently via I2C.

The SN65LVCP1414 operates from a single 2.5V or 3.3V power supply.

The package for the SN65LVCP1414 is a 38 pin 5-mm × 7-mm × 0.75-mm QFN (Quad Flat-pack No-lead) lead-free package with 0.5mm pitch and is characterized for operation from –40°C to 85°C.

open-in-new Find other Ethernet retimers, redrivers & mux-buffers

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 6
Type Title Date
* Data sheet 14.2-Gbps Quad Channel, Dual Mode Linear Equalizer datasheet (Rev. A) Jan. 17, 2014
Technical article Get Connected: Equalization Oct. 15, 2014
Technical article Get Connected: Jitter Mar. 19, 2014
Application note The Benefits of Using Linear Equalization in Backplane and Cable Applications Jan. 31, 2013
User guide SN65LVCP1414 EVM User's Guide Jul. 02, 2012
User guide SN65LVCP1414 Graphical User Interface Guide Jul. 02, 2012

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

document-generic User guide
Evaluation Module for SN65LVCP1414
  • Quad Channel, Uni-Directional, Multi-Rate, Dual-Mode Linear Equalizer
  • Signaling Rate up to 14.2Gbps
  • Runs from a 2.5V or 3.3V core supply
  • Supports evaluation of high-speed signals, which are accessible via SMA connectors
  • Control signals are easily accessible via GUI or shunts on header blocks to (...)

Software development

SLLC427.ZIP (26789 KB)

Design tools & simulation

SLLM193.ZIP (5035 KB) - S-Parameter Model
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)
SPICE-based analog simulation program
TINA-TI TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
document-generic User guide

CAD/CAE symbols

Package Pins Download
WQFN (RLJ) 38 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​